Yield model characterization for analog integrated circuit using Pareto-optimal surface

S. Ali, R. Wilcock, P. Wilson, A. Brown

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

A novel technique is proposed in this paper that achieves a yield optimized design from a set of optimal performance points on the Pareto front. Trade-offs among performance functions are explored through multi-objective optimization and Monte Carlo simulation is used to find the design point producing the best overall yield. One advantage of the approach presented is a reduction in the computational cost normally associated with Monte Carlo simulation. The technique offers a yield optimized robust circuit design solution with transistor level accuracy. An example using an OTA is presented to demonstrate the effectiveness of the work.
Original languageEnglish
Title of host publication15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008
PublisherIEEE
Pages1163-1166
ISBN (Print)9781424421817
DOIs
Publication statusPublished - 1 Aug 2008
Event15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008 - , UK United Kingdom
Duration: 31 Aug 20083 Sep 2008

Conference

Conference15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008
CountryUK United Kingdom
Period31/08/083/09/08

Fingerprint

Multiobjective optimization
Transistors
Networks (circuits)
Analog integrated circuits
Costs
Monte Carlo simulation

Cite this

Ali, S., Wilcock, R., Wilson, P., & Brown, A. (2008). Yield model characterization for analog integrated circuit using Pareto-optimal surface. In 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008 (pp. 1163-1166). IEEE. https://doi.org/10.1109/ICECS.2008.4675065

Yield model characterization for analog integrated circuit using Pareto-optimal surface. / Ali, S.; Wilcock, R.; Wilson, P.; Brown, A.

15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008. IEEE, 2008. p. 1163-1166.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ali, S, Wilcock, R, Wilson, P & Brown, A 2008, Yield model characterization for analog integrated circuit using Pareto-optimal surface. in 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008. IEEE, pp. 1163-1166, 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008 , UK United Kingdom, 31/08/08. https://doi.org/10.1109/ICECS.2008.4675065
Ali S, Wilcock R, Wilson P, Brown A. Yield model characterization for analog integrated circuit using Pareto-optimal surface. In 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008. IEEE. 2008. p. 1163-1166 https://doi.org/10.1109/ICECS.2008.4675065
Ali, S. ; Wilcock, R. ; Wilson, P. ; Brown, A. / Yield model characterization for analog integrated circuit using Pareto-optimal surface. 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008. IEEE, 2008. pp. 1163-1166
@inproceedings{4f9280bef9c4428f8c90379c0dc6ff7e,
title = "Yield model characterization for analog integrated circuit using Pareto-optimal surface",
abstract = "A novel technique is proposed in this paper that achieves a yield optimized design from a set of optimal performance points on the Pareto front. Trade-offs among performance functions are explored through multi-objective optimization and Monte Carlo simulation is used to find the design point producing the best overall yield. One advantage of the approach presented is a reduction in the computational cost normally associated with Monte Carlo simulation. The technique offers a yield optimized robust circuit design solution with transistor level accuracy. An example using an OTA is presented to demonstrate the effectiveness of the work.",
author = "S. Ali and R. Wilcock and P. Wilson and A. Brown",
note = "Event Dates: August 2008",
year = "2008",
month = "8",
day = "1",
doi = "10.1109/ICECS.2008.4675065",
language = "English",
isbn = "9781424421817",
pages = "1163--1166",
booktitle = "15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008",
publisher = "IEEE",
address = "USA United States",

}

TY - GEN

T1 - Yield model characterization for analog integrated circuit using Pareto-optimal surface

AU - Ali, S.

AU - Wilcock, R.

AU - Wilson, P.

AU - Brown, A.

N1 - Event Dates: August 2008

PY - 2008/8/1

Y1 - 2008/8/1

N2 - A novel technique is proposed in this paper that achieves a yield optimized design from a set of optimal performance points on the Pareto front. Trade-offs among performance functions are explored through multi-objective optimization and Monte Carlo simulation is used to find the design point producing the best overall yield. One advantage of the approach presented is a reduction in the computational cost normally associated with Monte Carlo simulation. The technique offers a yield optimized robust circuit design solution with transistor level accuracy. An example using an OTA is presented to demonstrate the effectiveness of the work.

AB - A novel technique is proposed in this paper that achieves a yield optimized design from a set of optimal performance points on the Pareto front. Trade-offs among performance functions are explored through multi-objective optimization and Monte Carlo simulation is used to find the design point producing the best overall yield. One advantage of the approach presented is a reduction in the computational cost normally associated with Monte Carlo simulation. The technique offers a yield optimized robust circuit design solution with transistor level accuracy. An example using an OTA is presented to demonstrate the effectiveness of the work.

UR - http://dx.doi.org/10.1109/ICECS.2008.4675065

U2 - 10.1109/ICECS.2008.4675065

DO - 10.1109/ICECS.2008.4675065

M3 - Conference contribution

SN - 9781424421817

SP - 1163

EP - 1166

BT - 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS), 2008

PB - IEEE

ER -