Abstract
Continued process scaling has led to significant yield and reliability challenges for today?s designers. Analogue circuits are particularly susceptible to poor variation, driving the need for new yield resilient techniques in this area. This paper describes a new configurable analogue transistor structure and supporting methodology that facilitates variation compensation at the post-manufacture stage. The approach has demonstrated significant yield improvements and can be applied to any analogue circuit
Original language | English |
---|---|
Pages (from-to) | 1132-1134 |
Number of pages | 3 |
Journal | Electronics Letters |
Volume | 44 |
Issue number | 19 |
DOIs | |
Publication status | Published - 2008 |