17 Citations (SciVal)

Abstract

A new methodology is presented to assure numerically reliable integration of the magnetization slope in the Jiles-Atherton model of ferromagnetic core hysteresis. Two hardware description language (HDL) implementations of the technique are presented: one in SystemC and the other in very-high-speed integrated circuit (VHSIC) HDL (VHDL) analog and mixed signal (AMS). The new model uses timeless discretization of the magnetization slope equation and provides superior accuracy and numerical stability especially at the discontinuity points that occur in hysteresis. Numerical integration of the magnetization slope is carried out by the model itself rather than by the underlying analog solver. The robustness of the model is demonstrated by practical simulations of examples involving both major and minor hysteresis loops.

Original languageEnglish
Pages (from-to)2757-2764
Number of pages8
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Volume25
Issue number12
DOIs
Publication statusPublished - Dec 2006

Keywords

  • Computer-aided design
  • Ferromagnetic hysteresis
  • Hardware description languages (HDLs)
  • Mixed-domain systems
  • Mixed-signal systems
  • SystemC
  • Very-high-speed integrated circuit (VHSIC) HDL (VHDL) analog and mixed signal (AMS)

ASJC Scopus subject areas

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Timeless discretization of magnetization slope in the modeling of ferromagnetic hysteresis'. Together they form a unique fingerprint.

Cite this