System-level yield optimisation using hierarchical-based design flow

S. Ali, P. R. Wilson, R. Wilcock

Research output: Contribution to journalArticlepeer-review

1 Citation (SciVal)


A new approach in hierarchical optimisation is presented, capable of optimising both the performance and yield of a system-level analogue circuit design. A behavioural model that combines the performance and variation from a Pareto-front is developed which can be used to optimise the system-level structure. The results have been verified with transistor-level simulations of a PLL and suggest that accurate performance and yield prediction can be achieved with the proposed design methodology.

Original languageEnglish
Pages (from-to)605-607
Number of pages3
JournalElectronics Letters
Issue number12
Publication statusPublished - 19 Jun 2009

ASJC Scopus subject areas

  • Electrical and Electronic Engineering


Dive into the research topics of 'System-level yield optimisation using hierarchical-based design flow'. Together they form a unique fingerprint.

Cite this