SOI CMOS MEMS infra-red thermal source with carbon nanotubes coating

A De Luca, Matthew Cole, R. H. Hopper, S. Z. Ali, F. Udrea, J. W. Gardner, W I Milne

Research output: Contribution to journalArticle

3 Citations (Scopus)
35 Downloads (Pure)

Abstract

This abstract presents the development of a Silicon-on-Insulator (SOI) CMOS micro-electro-mechanical (MEMS) micro-hotplate based infra-red (IR) light source employing a vertically aligned multi-walled carbon nanotubes (VAMWCNTs) emission layer. Chips were batch fabricated using a standard SOI CMOS process with tungsten metalization followed by a deep reactive ion etching (DRIE) post-CMOS process. VA-MWCNTs were grown at the chip level with a proven in-situ technique. The CNTs coated devices were compared with uncoated devices. Herein we discuss the device performance in terms of power dissipation, beam collimation, thermal transient times, integrated emitted radiation and emitted radiation spectral profile.

Original languageEnglish
Pages (from-to)839-842
Number of pages4
JournalProcedia Engineering
Volume87
DOIs
Publication statusPublished - 2014

Fingerprint

MEMS
Carbon nanotubes
Infrared radiation
Radiation
Silicon
Coatings
Reactive ion etching
Tungsten
Light sources
Energy dissipation
Hot Temperature

Keywords

  • Carbon-nanotubes
  • CMOS
  • MEMS
  • Micro-hotplate
  • Silion-on-insulator
  • Thermal source

ASJC Scopus subject areas

  • Engineering(all)

Cite this

De Luca, A., Cole, M., Hopper, R. H., Ali, S. Z., Udrea, F., Gardner, J. W., & Milne, W. I. (2014). SOI CMOS MEMS infra-red thermal source with carbon nanotubes coating. Procedia Engineering, 87, 839-842. https://doi.org/10.1016/j.proeng.2014.11.284

SOI CMOS MEMS infra-red thermal source with carbon nanotubes coating. / De Luca, A; Cole, Matthew; Hopper, R. H.; Ali, S. Z.; Udrea, F.; Gardner, J. W.; Milne, W I.

In: Procedia Engineering, Vol. 87, 2014, p. 839-842.

Research output: Contribution to journalArticle

De Luca, A, Cole, M, Hopper, RH, Ali, SZ, Udrea, F, Gardner, JW & Milne, WI 2014, 'SOI CMOS MEMS infra-red thermal source with carbon nanotubes coating', Procedia Engineering, vol. 87, pp. 839-842. https://doi.org/10.1016/j.proeng.2014.11.284
De Luca, A ; Cole, Matthew ; Hopper, R. H. ; Ali, S. Z. ; Udrea, F. ; Gardner, J. W. ; Milne, W I. / SOI CMOS MEMS infra-red thermal source with carbon nanotubes coating. In: Procedia Engineering. 2014 ; Vol. 87. pp. 839-842.
@article{1b4cd182d715490fa8c4ce04156bc8be,
title = "SOI CMOS MEMS infra-red thermal source with carbon nanotubes coating",
abstract = "This abstract presents the development of a Silicon-on-Insulator (SOI) CMOS micro-electro-mechanical (MEMS) micro-hotplate based infra-red (IR) light source employing a vertically aligned multi-walled carbon nanotubes (VAMWCNTs) emission layer. Chips were batch fabricated using a standard SOI CMOS process with tungsten metalization followed by a deep reactive ion etching (DRIE) post-CMOS process. VA-MWCNTs were grown at the chip level with a proven in-situ technique. The CNTs coated devices were compared with uncoated devices. Herein we discuss the device performance in terms of power dissipation, beam collimation, thermal transient times, integrated emitted radiation and emitted radiation spectral profile.",
keywords = "Carbon-nanotubes, CMOS, MEMS, Micro-hotplate, Silion-on-insulator, Thermal source",
author = "{De Luca}, A and Matthew Cole and Hopper, {R. H.} and Ali, {S. Z.} and F. Udrea and Gardner, {J. W.} and Milne, {W I}",
year = "2014",
doi = "10.1016/j.proeng.2014.11.284",
language = "English",
volume = "87",
pages = "839--842",
journal = "Procedia Engineering",
issn = "1877-7058",
publisher = "Elsevier",

}

TY - JOUR

T1 - SOI CMOS MEMS infra-red thermal source with carbon nanotubes coating

AU - De Luca, A

AU - Cole, Matthew

AU - Hopper, R. H.

AU - Ali, S. Z.

AU - Udrea, F.

AU - Gardner, J. W.

AU - Milne, W I

PY - 2014

Y1 - 2014

N2 - This abstract presents the development of a Silicon-on-Insulator (SOI) CMOS micro-electro-mechanical (MEMS) micro-hotplate based infra-red (IR) light source employing a vertically aligned multi-walled carbon nanotubes (VAMWCNTs) emission layer. Chips were batch fabricated using a standard SOI CMOS process with tungsten metalization followed by a deep reactive ion etching (DRIE) post-CMOS process. VA-MWCNTs were grown at the chip level with a proven in-situ technique. The CNTs coated devices were compared with uncoated devices. Herein we discuss the device performance in terms of power dissipation, beam collimation, thermal transient times, integrated emitted radiation and emitted radiation spectral profile.

AB - This abstract presents the development of a Silicon-on-Insulator (SOI) CMOS micro-electro-mechanical (MEMS) micro-hotplate based infra-red (IR) light source employing a vertically aligned multi-walled carbon nanotubes (VAMWCNTs) emission layer. Chips were batch fabricated using a standard SOI CMOS process with tungsten metalization followed by a deep reactive ion etching (DRIE) post-CMOS process. VA-MWCNTs were grown at the chip level with a proven in-situ technique. The CNTs coated devices were compared with uncoated devices. Herein we discuss the device performance in terms of power dissipation, beam collimation, thermal transient times, integrated emitted radiation and emitted radiation spectral profile.

KW - Carbon-nanotubes

KW - CMOS

KW - MEMS

KW - Micro-hotplate

KW - Silion-on-insulator

KW - Thermal source

UR - http://www.scopus.com/inward/record.url?scp=84923355456&partnerID=8YFLogxK

UR - http://dx.doi.org/10.1016/j.proeng.2014.11.284

U2 - 10.1016/j.proeng.2014.11.284

DO - 10.1016/j.proeng.2014.11.284

M3 - Article

AN - SCOPUS:84923355456

VL - 87

SP - 839

EP - 842

JO - Procedia Engineering

JF - Procedia Engineering

SN - 1877-7058

ER -