Sequence-aware watermark design for soft IP embedded processors

J. Kufel; P. R. Wilson; S. Hill; B. M. Al-Hashimi; P.  N. Whatmough

doi:10.1109/TVLSI.2015.2399457

Sequence-aware watermark design for soft IP embedded processors

J. Kufel, P. R. Wilson, S. Hill, B. M. Al-Hashimi, P. N. Whatmough

Department of Electronic & Electrical Engineering

Research output: Contribution to journal › Article › peer-review

8 Citations (SciVal)

231 Downloads (Pure)

Abstract

This paper describes a design approach for incorporating sequence-aware watermarks in soft IP embedded processors. The influence of watermark sequence parameters on detection, area and power overheads is examined, and consequently a sequence-aware method for incorporating sequence-aware watermarks in soft IP Embedded Processors is proposed. The intrinsic parameters of sequences, such as the activity factor and the overlapping factor are introduced, and their impact on correlation results is demonstrated. Measurement experimental results from FPGA and ASIC validate the design approach and demonstrate the resulting IP protection and subsequent costs for constrained embedded processors. Results presented in this paper show that the tradeoff occurs between the watermark robustness against third party IP attacks and hardware implementation costs. The analysis of this tradeoff is provided and an application specific watermark implementation is proposed.

Original language	English
Pages (from-to)	276-289
Number of pages	14
Journal	IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume	24
Issue number	1
Early online date	20 Mar 2015
DOIs	https://doi.org/10.1109/TVLSI.2015.2399457
Publication status	Published - 31 Jan 2016

Keywords

watermarking, IP protection, embedded processors, correlation power analysis

Access to Document

10.1109/TVLSI.2015.2399457

Sequence-Aware Watermark Design for Soft IP Embedded Processors - final
© 2015 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other users, including reprinting/ republishing this material for advertising or promotional purposes, creating new collective works for resale or redistribution to servers or lists, or reuse of any copyrighted components of this work in other works.
Submitted manuscript, 3.34 MB

Peter Wilson
- P.R.Wilsonbath.acuk
- Department of Electronic & Electrical Engineering - Professor, Professor (Visiting )
- Centre for Digital, Manufacturing & Design (dMaDe)
Person: Research & Teaching, Core staff, Honorary / Visiting Staff

Cite this

@article{449efa2e889e4a7c8fee60a4b07d93d8,

title = "Sequence-aware watermark design for soft IP embedded processors",

abstract = "This paper describes a design approach for incorporating sequence-aware watermarks in soft IP embedded processors. The influence of watermark sequence parameters on detection, area and power overheads is examined, and consequently a sequence-aware method for incorporating sequence-aware watermarks in soft IP Embedded Processors is proposed. The intrinsic parameters of sequences, such as the activity factor and the overlapping factor are introduced, and their impact on correlation results is demonstrated. Measurement experimental results from FPGA and ASIC validate the design approach and demonstrate the resulting IP protection and subsequent costs for constrained embedded processors. Results presented in this paper show that the tradeoff occurs between the watermark robustness against third party IP attacks and hardware implementation costs. The analysis of this tradeoff is provided and an application specific watermark implementation is proposed.",

keywords = "watermarking, IP protection, embedded processors, correlation power analysis",

author = "J. Kufel and Wilson, {P. R.} and S. Hill and Al-Hashimi, {B. M.} and Whatmough, {P. N.}",

year = "2016",

month = jan,

day = "31",

doi = "10.1109/TVLSI.2015.2399457",

language = "English",

volume = "24",

pages = "276--289",

journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",

issn = "1063-8210",

publisher = "IEEE",

number = "1",

}

TY - JOUR

T1 - Sequence-aware watermark design for soft IP embedded processors

AU - Kufel, J.

AU - Wilson, P. R.

AU - Hill, S.

AU - Al-Hashimi, B. M.

AU - Whatmough, P. N.

PY - 2016/1/31

Y1 - 2016/1/31

N2 - This paper describes a design approach for incorporating sequence-aware watermarks in soft IP embedded processors. The influence of watermark sequence parameters on detection, area and power overheads is examined, and consequently a sequence-aware method for incorporating sequence-aware watermarks in soft IP Embedded Processors is proposed. The intrinsic parameters of sequences, such as the activity factor and the overlapping factor are introduced, and their impact on correlation results is demonstrated. Measurement experimental results from FPGA and ASIC validate the design approach and demonstrate the resulting IP protection and subsequent costs for constrained embedded processors. Results presented in this paper show that the tradeoff occurs between the watermark robustness against third party IP attacks and hardware implementation costs. The analysis of this tradeoff is provided and an application specific watermark implementation is proposed.

AB - This paper describes a design approach for incorporating sequence-aware watermarks in soft IP embedded processors. The influence of watermark sequence parameters on detection, area and power overheads is examined, and consequently a sequence-aware method for incorporating sequence-aware watermarks in soft IP Embedded Processors is proposed. The intrinsic parameters of sequences, such as the activity factor and the overlapping factor are introduced, and their impact on correlation results is demonstrated. Measurement experimental results from FPGA and ASIC validate the design approach and demonstrate the resulting IP protection and subsequent costs for constrained embedded processors. Results presented in this paper show that the tradeoff occurs between the watermark robustness against third party IP attacks and hardware implementation costs. The analysis of this tradeoff is provided and an application specific watermark implementation is proposed.

KW - watermarking, IP protection, embedded processors, correlation power analysis

U2 - 10.1109/TVLSI.2015.2399457

DO - 10.1109/TVLSI.2015.2399457

M3 - Article

SN - 1063-8210

VL - 24

SP - 276

EP - 289

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

IS - 1

ER -

Sequence-aware watermark design for soft IP embedded processors

Abstract

Keywords

Access to Document

Fingerprint

Profiles

Peter Wilson

Cite this