Residue arithmetic techniques for hardware reduction in pseudo-random sequence correlators

C T Clarke, T Srikanthan

Research output: Contribution to conferencePaper

Abstract

The use of correlators to detect pseudo random number sequences is widespread, and forms the basis of pervasive technologies such as GPS. The correlation function is subject to a trade-off between hardware cost and speed. In this paper we present a residue arithmetic based technique that can create a pseudo random number sequence correlator that has both low hardware cost and high speed.
Original languageEnglish
Pages1864-1867 Vol.2
Publication statusPublished - 2004
Event38th Asilomar Conference on Signals, Systems and Computers - California, USA United States
Duration: 7 Nov 200410 Nov 2004

Conference

Conference38th Asilomar Conference on Signals, Systems and Computers
CountryUSA United States
CityCalifornia
Period7/11/0410/11/04

Fingerprint

Correlators
Hardware
Global positioning system
Costs

Keywords

  • hardware reduction
  • pseudorandom sequence correlators
  • Global Positioning System
  • residue number systems
  • pseudonoise codes
  • residue arithmetic techniques
  • random sequences
  • GPS
  • correlators

Cite this

Clarke, C. T., & Srikanthan, T. (2004). Residue arithmetic techniques for hardware reduction in pseudo-random sequence correlators. 1864-1867 Vol.2. Paper presented at 38th Asilomar Conference on Signals, Systems and Computers, California, USA United States.

Residue arithmetic techniques for hardware reduction in pseudo-random sequence correlators. / Clarke, C T; Srikanthan, T.

2004. 1864-1867 Vol.2 Paper presented at 38th Asilomar Conference on Signals, Systems and Computers, California, USA United States.

Research output: Contribution to conferencePaper

Clarke, CT & Srikanthan, T 2004, 'Residue arithmetic techniques for hardware reduction in pseudo-random sequence correlators' Paper presented at 38th Asilomar Conference on Signals, Systems and Computers, California, USA United States, 7/11/04 - 10/11/04, pp. 1864-1867 Vol.2.
Clarke CT, Srikanthan T. Residue arithmetic techniques for hardware reduction in pseudo-random sequence correlators. 2004. Paper presented at 38th Asilomar Conference on Signals, Systems and Computers, California, USA United States.
Clarke, C T ; Srikanthan, T. / Residue arithmetic techniques for hardware reduction in pseudo-random sequence correlators. Paper presented at 38th Asilomar Conference on Signals, Systems and Computers, California, USA United States.
@conference{69cbb83471ce4bc3ba1ddf09f6aad8a6,
title = "Residue arithmetic techniques for hardware reduction in pseudo-random sequence correlators",
abstract = "The use of correlators to detect pseudo random number sequences is widespread, and forms the basis of pervasive technologies such as GPS. The correlation function is subject to a trade-off between hardware cost and speed. In this paper we present a residue arithmetic based technique that can create a pseudo random number sequence correlator that has both low hardware cost and high speed.",
keywords = "hardware reduction, pseudorandom sequence correlators, Global Positioning System, residue number systems, pseudonoise codes, residue arithmetic techniques, random sequences, GPS, correlators",
author = "Clarke, {C T} and T Srikanthan",
year = "2004",
language = "English",
pages = "1864--1867 Vol.2",
note = "38th Asilomar Conference on Signals, Systems and Computers ; Conference date: 07-11-2004 Through 10-11-2004",

}

TY - CONF

T1 - Residue arithmetic techniques for hardware reduction in pseudo-random sequence correlators

AU - Clarke, C T

AU - Srikanthan, T

PY - 2004

Y1 - 2004

N2 - The use of correlators to detect pseudo random number sequences is widespread, and forms the basis of pervasive technologies such as GPS. The correlation function is subject to a trade-off between hardware cost and speed. In this paper we present a residue arithmetic based technique that can create a pseudo random number sequence correlator that has both low hardware cost and high speed.

AB - The use of correlators to detect pseudo random number sequences is widespread, and forms the basis of pervasive technologies such as GPS. The correlation function is subject to a trade-off between hardware cost and speed. In this paper we present a residue arithmetic based technique that can create a pseudo random number sequence correlator that has both low hardware cost and high speed.

KW - hardware reduction

KW - pseudorandom sequence correlators

KW - Global Positioning System

KW - residue number systems

KW - pseudonoise codes

KW - residue arithmetic techniques

KW - random sequences

KW - GPS

KW - correlators

M3 - Paper

SP - 1864-1867 Vol.2

ER -