Rail to rail CMOS complementary input stage with only one active differential pair at a time

Maria Rodanas Valero, Alejandro Roman-Loera, Jaime Ramírez-Angulo, Nicolas Medrano, Santiago Celma

Research output: Contribution to journalLetter

1 Citation (Scopus)

Abstract

A simple scheme for rail to rail op-amp operation is introduced. The input stage uses complementary differential pairs but only one pair is active at a time. It uses very compact control circuitry. Experimental verification is provided from a test chip prototype in 0.5μm CMOS technology.

Original languageEnglish
JournalIEICE Electronics Express
Volume11
Issue number12
DOIs
Publication statusPublished - 1 Jan 2014

Fingerprint

rails
Rails
CMOS
Operational amplifiers
chips
prototypes

Keywords

  • Amplifiers
  • Analog integrated circuits
  • CMOS integrated circuits
  • Low-voltage low power design

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Condensed Matter Physics
  • Electrical and Electronic Engineering

Cite this

Rail to rail CMOS complementary input stage with only one active differential pair at a time. / Valero, Maria Rodanas; Roman-Loera, Alejandro; Ramírez-Angulo, Jaime; Medrano, Nicolas; Celma, Santiago.

In: IEICE Electronics Express, Vol. 11, No. 12, 01.01.2014.

Research output: Contribution to journalLetter

Valero, Maria Rodanas ; Roman-Loera, Alejandro ; Ramírez-Angulo, Jaime ; Medrano, Nicolas ; Celma, Santiago. / Rail to rail CMOS complementary input stage with only one active differential pair at a time. In: IEICE Electronics Express. 2014 ; Vol. 11, No. 12.
@article{1674980f19d84876a3169c715dff6c0c,
title = "Rail to rail CMOS complementary input stage with only one active differential pair at a time",
abstract = "A simple scheme for rail to rail op-amp operation is introduced. The input stage uses complementary differential pairs but only one pair is active at a time. It uses very compact control circuitry. Experimental verification is provided from a test chip prototype in 0.5μm CMOS technology.",
keywords = "Amplifiers, Analog integrated circuits, CMOS integrated circuits, Low-voltage low power design",
author = "Valero, {Maria Rodanas} and Alejandro Roman-Loera and Jaime Ram{\'i}rez-Angulo and Nicolas Medrano and Santiago Celma",
year = "2014",
month = "1",
day = "1",
doi = "10.1587/elex.11.20140392",
language = "English",
volume = "11",
journal = "IEICE Electronics Express",
issn = "1349-9467",
publisher = "Institute of Electronics Information and Communication Engineers (IEICE)",
number = "12",

}

TY - JOUR

T1 - Rail to rail CMOS complementary input stage with only one active differential pair at a time

AU - Valero, Maria Rodanas

AU - Roman-Loera, Alejandro

AU - Ramírez-Angulo, Jaime

AU - Medrano, Nicolas

AU - Celma, Santiago

PY - 2014/1/1

Y1 - 2014/1/1

N2 - A simple scheme for rail to rail op-amp operation is introduced. The input stage uses complementary differential pairs but only one pair is active at a time. It uses very compact control circuitry. Experimental verification is provided from a test chip prototype in 0.5μm CMOS technology.

AB - A simple scheme for rail to rail op-amp operation is introduced. The input stage uses complementary differential pairs but only one pair is active at a time. It uses very compact control circuitry. Experimental verification is provided from a test chip prototype in 0.5μm CMOS technology.

KW - Amplifiers

KW - Analog integrated circuits

KW - CMOS integrated circuits

KW - Low-voltage low power design

UR - http://www.scopus.com/inward/record.url?scp=84903135412&partnerID=8YFLogxK

U2 - 10.1587/elex.11.20140392

DO - 10.1587/elex.11.20140392

M3 - Letter

VL - 11

JO - IEICE Electronics Express

JF - IEICE Electronics Express

SN - 1349-9467

IS - 12

ER -