PSRR enhancement based on QFG techniques for low-voltage low-power design: 2014 IEEE International Symposium on Circuits and Systems (ISCAS)

M. R. Valero, J. Ramírez-Angulo, N. Medrano, S. Celma

Research output: Contribution to conferencePaperpeer-review

Original languageEnglish
Number of pages4
Publication statusPublished - 2014


  • analogue integrated circuits
  • low-power electronics
  • AC noise
  • LVLP DC circuits
  • PSRR enhancement technique
  • QFG techniques
  • biasing circuits
  • low voltage power low power DC circuits
  • power supply rejection ratio enhancement technique
  • supply rails
  • total internal noise
  • Educational institutions
  • Integrated circuit modeling
  • Logic gates
  • Noise
  • Rails
  • Semiconductor device modeling
  • Transistors
  • Analog integrated circuits
  • CMOS integrated circuits
  • low-voltage low power design

Cite this