Profile directed instruction cache tuning for embedded systems

K Vivekanandarajah, T Srikanthan, C T Clarke

Research output: Contribution to conferencePaper

  • 6 Citations

Abstract

Cache memories improve the performance due to the locality found within the loops of application. Because these loop characteristics are application dependent, the optimal cache hierarchy for performance and energy saving is also application dependent. Traditionally, cache simulations are employed to tune the cache hierarchy. In this paper we propose a simple yet effective loop profiler directed methodology for instruction cache hierarchy optimization. The proposed methodology utilizes the loop characteristics of the application which are readily available from the compiler making it easy to adopt the methodology in an existing design flow.

Conference

ConferenceIEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures
CountryGermany
CityKarlsruhe
Period2/03/063/03/06

Fingerprint

Embedded systems
Tuning
Cache memory
Energy conservation

Cite this

Vivekanandarajah, K., Srikanthan, T., & Clarke, C. T. (2006). Profile directed instruction cache tuning for embedded systems. Paper presented at IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, Karlsruhe, Germany.DOI: 10.1109/ISVLSI.2006.75

Profile directed instruction cache tuning for embedded systems. / Vivekanandarajah, K; Srikanthan, T; Clarke, C T.

2006. Paper presented at IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, Karlsruhe, Germany.

Research output: Contribution to conferencePaper

Vivekanandarajah, K, Srikanthan, T & Clarke, CT 2006, 'Profile directed instruction cache tuning for embedded systems' Paper presented at IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, Karlsruhe, Germany, 2/03/06 - 3/03/06, . DOI: 10.1109/ISVLSI.2006.75
Vivekanandarajah K, Srikanthan T, Clarke CT. Profile directed instruction cache tuning for embedded systems. 2006. Paper presented at IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, Karlsruhe, Germany. Available from, DOI: 10.1109/ISVLSI.2006.75
Vivekanandarajah, K ; Srikanthan, T ; Clarke, C T. / Profile directed instruction cache tuning for embedded systems. Paper presented at IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, Karlsruhe, Germany.
@conference{9c077a52c9b649d89d858c1b4c40b2fc,
title = "Profile directed instruction cache tuning for embedded systems",
abstract = "Cache memories improve the performance due to the locality found within the loops of application. Because these loop characteristics are application dependent, the optimal cache hierarchy for performance and energy saving is also application dependent. Traditionally, cache simulations are employed to tune the cache hierarchy. In this paper we propose a simple yet effective loop profiler directed methodology for instruction cache hierarchy optimization. The proposed methodology utilizes the loop characteristics of the application which are readily available from the compiler making it easy to adopt the methodology in an existing design flow.",
author = "K Vivekanandarajah and T Srikanthan and Clarke, {C T}",
year = "2006",
month = "3",
day = "2",
doi = "10.1109/ISVLSI.2006.75",
language = "English",
note = "IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures ; Conference date: 02-03-2006 Through 03-03-2006",

}

TY - CONF

T1 - Profile directed instruction cache tuning for embedded systems

AU - Vivekanandarajah,K

AU - Srikanthan,T

AU - Clarke,C T

PY - 2006/3/2

Y1 - 2006/3/2

N2 - Cache memories improve the performance due to the locality found within the loops of application. Because these loop characteristics are application dependent, the optimal cache hierarchy for performance and energy saving is also application dependent. Traditionally, cache simulations are employed to tune the cache hierarchy. In this paper we propose a simple yet effective loop profiler directed methodology for instruction cache hierarchy optimization. The proposed methodology utilizes the loop characteristics of the application which are readily available from the compiler making it easy to adopt the methodology in an existing design flow.

AB - Cache memories improve the performance due to the locality found within the loops of application. Because these loop characteristics are application dependent, the optimal cache hierarchy for performance and energy saving is also application dependent. Traditionally, cache simulations are employed to tune the cache hierarchy. In this paper we propose a simple yet effective loop profiler directed methodology for instruction cache hierarchy optimization. The proposed methodology utilizes the loop characteristics of the application which are readily available from the compiler making it easy to adopt the methodology in an existing design flow.

UR - http://dx.doi.org/10.1109/ISVLSI.2006.75

U2 - 10.1109/ISVLSI.2006.75

DO - 10.1109/ISVLSI.2006.75

M3 - Paper

ER -