On-chip timing measurement architecture with femtosecond resolution

Matthew Collins; Bashir Al-Hashimi; Peter Wilson

On-chip timing measurement architecture with femtosecond resolution

Matthew Collins
, Bashir Al-Hashimi
, Peter Wilson

Department of Electronic & Electrical Engineering

Research output: Contribution to journal › Article › peer-review

7 Citations (SciVal)

Abstract

A new timing measurement architecture based on the time-to-digital conversion technique is presented. The architecture occupies a small silicon area (200x185um) in a 0.12um CMOS Process and can achieve tens of femtoseconds timing resolution, which is the highest reported to date.

Original language	Undefined/Unknown
Pages (from-to)	528-530
Number of pages	3
Journal	Electronics Letters
Volume	42
Issue number	9
Publication status	Published - 1 Apr 2006

Cite this

@article{77d2d0f1a0a74ca6b3ee519e17db2ef2,

title = "On-chip timing measurement architecture with femtosecond resolution",

abstract = "A new timing measurement architecture based on the time-to-digital conversion technique is presented. The architecture occupies a small silicon area (200x185um) in a 0.12um CMOS Process and can achieve tens of femtoseconds timing resolution, which is the highest reported to date.",

author = "Matthew Collins and Bashir Al-Hashimi and Peter Wilson",

year = "2006",

month = apr,

day = "1",

language = "Undefined/Unknown",

volume = "42",

pages = "528--530",

journal = "Electronics Letters",

issn = "0013-5194",

publisher = "John Wiley \& Sons",

number = "9",

}

TY - JOUR

T1 - On-chip timing measurement architecture with femtosecond resolution

AU - Collins, Matthew

AU - Al-Hashimi, Bashir

AU - Wilson, Peter

PY - 2006/4/1

Y1 - 2006/4/1

N2 - A new timing measurement architecture based on the time-to-digital conversion technique is presented. The architecture occupies a small silicon area (200x185um) in a 0.12um CMOS Process and can achieve tens of femtoseconds timing resolution, which is the highest reported to date.

AB - A new timing measurement architecture based on the time-to-digital conversion technique is presented. The architecture occupies a small silicon area (200x185um) in a 0.12um CMOS Process and can achieve tens of femtoseconds timing resolution, which is the highest reported to date.

UR - http://eprints.soton.ac.uk/262543/

M3 - Article

SN - 0013-5194

VL - 42

SP - 528

EP - 530

JO - Electronics Letters

JF - Electronics Letters

IS - 9

ER -

On-chip timing measurement architecture with femtosecond resolution

Abstract

Other files and links

Cite this