Nano-interconnects for atomic and molecular scale circuits

Naing Thet (Inventor)

Research output: Patent

Abstract

A method for forming interconnects in a substrate, the substrate comprising a semiconductor layer on an oxide layer forming a silicon-on-oxide substrate, the method comprising forming a plurality of holes into the substrate to the semiconductor layer, and metalizing the plurality of holes to form the interconnects.
Original languageEnglish
Patent numberPCT/SG2007/000247
Priority date10/08/07
Publication statusPublished - 16 Apr 2013

Fingerprint

Networks (circuits)
Substrates
Semiconductor materials
Oxides
Silicon

Cite this

Nano-interconnects for atomic and molecular scale circuits. / Thet, Naing (Inventor).

Patent No.: PCT/SG2007/000247.

Research output: Patent

Thet N, inventor. Nano-interconnects for atomic and molecular scale circuits. PCT/SG2007/000247. 2013 Apr 16.
@misc{afb3e557ef2e4d049528be533a9cf816,
title = "Nano-interconnects for atomic and molecular scale circuits",
abstract = "A method for forming interconnects in a substrate, the substrate comprising a semiconductor layer on an oxide layer forming a silicon-on-oxide substrate, the method comprising forming a plurality of holes into the substrate to the semiconductor layer, and metalizing the plurality of holes to form the interconnects.",
author = "Naing Thet",
year = "2013",
month = "4",
day = "16",
language = "English",
type = "Patent",
note = "PCT/SG2007/000247",

}

TY - PAT

T1 - Nano-interconnects for atomic and molecular scale circuits

AU - Thet, Naing

PY - 2013/4/16

Y1 - 2013/4/16

N2 - A method for forming interconnects in a substrate, the substrate comprising a semiconductor layer on an oxide layer forming a silicon-on-oxide substrate, the method comprising forming a plurality of holes into the substrate to the semiconductor layer, and metalizing the plurality of holes to form the interconnects.

AB - A method for forming interconnects in a substrate, the substrate comprising a semiconductor layer on an oxide layer forming a silicon-on-oxide substrate, the method comprising forming a plurality of holes into the substrate to the semiconductor layer, and metalizing the plurality of holes to form the interconnects.

M3 - Patent

M1 - PCT/SG2007/000247

ER -