Improved 6.7GHz CMOS VCO delay cell with up to seven octave tuning range

Ke Li, R. Wilcock, P. Wilson

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

The choice facing most VCO and PLL designers in modern CMOS processes is whether to use LC oscillators with large area and low phase noise, or to use an inverter based all transistor solution with poor phase noise, but much smaller size. This paper makes significant progress in closing the gap in performance between the inverter based and LC approaches. A novel double feedback dual inverter delay cell is proposed that achieves a significantly wider tuning range than previously reported whilst maintaining excellent phase noise performance. A design methodology is presented that includes noise analysis relating transistor level dimensions to the predicted phase noise performance. Two 120nm 1.2V design examples demonstrate that VCOs based on the improved delay cell can reach frequencies in excess of 6.7GHz, and that tuning ranges of over 7 octaves can be achieved.
Original languageEnglish
Title of host publicationIEEE International Symposium on Circuits and Systems (ISCAS), 2008
EditorsKe Li, Reuben Wilcock, Peter Wilson
PublisherIEEE
Pages444-447
ISBN (Print)9781424416837
DOIs
Publication statusPublished - 1 May 2008
EventIEEE International Symposium on Circuits and Systems (ISCAS 2008) - Seattle, WA, USA United States
Duration: 18 May 200821 May 2008

Conference

ConferenceIEEE International Symposium on Circuits and Systems (ISCAS 2008)
CountryUSA United States
CitySeattle, WA
Period18/05/0821/05/08

Fingerprint

Variable frequency oscillators
Phase noise
Tuning
Transistors
Phase locked loops
Feedback

Keywords

  • Oscillator, Phase Noise, Jitter, CMOS, VCO, Tuning Range

Cite this

Li, K., Wilcock, R., & Wilson, P. (2008). Improved 6.7GHz CMOS VCO delay cell with up to seven octave tuning range. In K. Li, R. Wilcock, & P. Wilson (Eds.), IEEE International Symposium on Circuits and Systems (ISCAS), 2008 (pp. 444-447). IEEE. https://doi.org/10.1109/ISCAS.2008.4541450

Improved 6.7GHz CMOS VCO delay cell with up to seven octave tuning range. / Li, Ke; Wilcock, R.; Wilson, P.

IEEE International Symposium on Circuits and Systems (ISCAS), 2008. ed. / Ke Li; Reuben Wilcock; Peter Wilson. IEEE, 2008. p. 444-447.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Li, K, Wilcock, R & Wilson, P 2008, Improved 6.7GHz CMOS VCO delay cell with up to seven octave tuning range. in K Li, R Wilcock & P Wilson (eds), IEEE International Symposium on Circuits and Systems (ISCAS), 2008. IEEE, pp. 444-447, IEEE International Symposium on Circuits and Systems (ISCAS 2008), Seattle, WA, USA United States, 18/05/08. https://doi.org/10.1109/ISCAS.2008.4541450
Li K, Wilcock R, Wilson P. Improved 6.7GHz CMOS VCO delay cell with up to seven octave tuning range. In Li K, Wilcock R, Wilson P, editors, IEEE International Symposium on Circuits and Systems (ISCAS), 2008. IEEE. 2008. p. 444-447 https://doi.org/10.1109/ISCAS.2008.4541450
Li, Ke ; Wilcock, R. ; Wilson, P. / Improved 6.7GHz CMOS VCO delay cell with up to seven octave tuning range. IEEE International Symposium on Circuits and Systems (ISCAS), 2008. editor / Ke Li ; Reuben Wilcock ; Peter Wilson. IEEE, 2008. pp. 444-447
@inproceedings{0109477f89e54d61b983003c3b614ec5,
title = "Improved 6.7GHz CMOS VCO delay cell with up to seven octave tuning range",
abstract = "The choice facing most VCO and PLL designers in modern CMOS processes is whether to use LC oscillators with large area and low phase noise, or to use an inverter based all transistor solution with poor phase noise, but much smaller size. This paper makes significant progress in closing the gap in performance between the inverter based and LC approaches. A novel double feedback dual inverter delay cell is proposed that achieves a significantly wider tuning range than previously reported whilst maintaining excellent phase noise performance. A design methodology is presented that includes noise analysis relating transistor level dimensions to the predicted phase noise performance. Two 120nm 1.2V design examples demonstrate that VCOs based on the improved delay cell can reach frequencies in excess of 6.7GHz, and that tuning ranges of over 7 octaves can be achieved.",
keywords = "Oscillator, Phase Noise, Jitter, CMOS, VCO, Tuning Range",
author = "Ke Li and R. Wilcock and P. Wilson",
year = "2008",
month = "5",
day = "1",
doi = "10.1109/ISCAS.2008.4541450",
language = "English",
isbn = "9781424416837",
pages = "444--447",
editor = "Ke Li and Reuben Wilcock and Peter Wilson",
booktitle = "IEEE International Symposium on Circuits and Systems (ISCAS), 2008",
publisher = "IEEE",
address = "USA United States",

}

TY - GEN

T1 - Improved 6.7GHz CMOS VCO delay cell with up to seven octave tuning range

AU - Li, Ke

AU - Wilcock, R.

AU - Wilson, P.

PY - 2008/5/1

Y1 - 2008/5/1

N2 - The choice facing most VCO and PLL designers in modern CMOS processes is whether to use LC oscillators with large area and low phase noise, or to use an inverter based all transistor solution with poor phase noise, but much smaller size. This paper makes significant progress in closing the gap in performance between the inverter based and LC approaches. A novel double feedback dual inverter delay cell is proposed that achieves a significantly wider tuning range than previously reported whilst maintaining excellent phase noise performance. A design methodology is presented that includes noise analysis relating transistor level dimensions to the predicted phase noise performance. Two 120nm 1.2V design examples demonstrate that VCOs based on the improved delay cell can reach frequencies in excess of 6.7GHz, and that tuning ranges of over 7 octaves can be achieved.

AB - The choice facing most VCO and PLL designers in modern CMOS processes is whether to use LC oscillators with large area and low phase noise, or to use an inverter based all transistor solution with poor phase noise, but much smaller size. This paper makes significant progress in closing the gap in performance between the inverter based and LC approaches. A novel double feedback dual inverter delay cell is proposed that achieves a significantly wider tuning range than previously reported whilst maintaining excellent phase noise performance. A design methodology is presented that includes noise analysis relating transistor level dimensions to the predicted phase noise performance. Two 120nm 1.2V design examples demonstrate that VCOs based on the improved delay cell can reach frequencies in excess of 6.7GHz, and that tuning ranges of over 7 octaves can be achieved.

KW - Oscillator, Phase Noise, Jitter, CMOS, VCO, Tuning Range

UR - http://dx.doi.org/10.1109/ISCAS.2008.4541450

U2 - 10.1109/ISCAS.2008.4541450

DO - 10.1109/ISCAS.2008.4541450

M3 - Conference contribution

SN - 9781424416837

SP - 444

EP - 447

BT - IEEE International Symposium on Circuits and Systems (ISCAS), 2008

A2 - Li, Ke

A2 - Wilcock, Reuben

A2 - Wilson, Peter

PB - IEEE

ER -