Hierarchical fault diagnosis of analog integrated circuits

C K Ho, P R Shepherd, F Eberhardt, W Tenten

Research output: Contribution to journalArticle

24 Citations (Scopus)

Abstract

This paper introduces a hierarchical-fault-diagnosis algorithm as an aid to testing analog and mixed signal circuits. The diagnosis approach is based on that introduced by Wey and others and makes use of the self-test algorithm, and the component-connection model. The main extension to these techniques is the use of a hierarchical approach whereby blocks of circuitry are grouped together leading to a reduction in matrix size, so making even large scale circuits diagnosable. Other improvements from this approach include a novel test-point selection procedure and the fact that hard faults can also be diagnosed, provided they lie completely within a hierarchical block. The overall algorithm is described and the results from example circuits show good functionality of the diagnosis algorithm. Fault masking and sensitivity to the simulation/measurement resolution of test point values are examined and are highlighted as future activities to further improve the approach
Original languageEnglish
Pages (from-to)921-929
Number of pages9
JournalIEEE Transactions on Circuits and Systems. Part I: Fundamental Theory and Applications
Volume48
Issue number8
DOIs
Publication statusPublished - Aug 2001

Fingerprint

Failure analysis
Networks (circuits)
Analog integrated circuits
Testing

Keywords

  • analogue integrated circuits
  • simulation/measurement resolution
  • built-in self test
  • functionality
  • mixed analogue-digital integrated circuits
  • analog integrated circuits
  • self-test algorithm
  • matrix size
  • fault diagnosis
  • hierarchical fault diagnosis
  • hard faults
  • integrated circuit testing
  • mixed signal circuits
  • large scale circuits
  • diagnosis algorithm
  • test-point selection procedure
  • circuit simulation
  • component-connection model
  • test point values

Cite this

Hierarchical fault diagnosis of analog integrated circuits. / Ho, C K; Shepherd, P R; Eberhardt, F; Tenten, W.

In: IEEE Transactions on Circuits and Systems. Part I: Fundamental Theory and Applications, Vol. 48, No. 8, 08.2001, p. 921-929.

Research output: Contribution to journalArticle

Ho, C K ; Shepherd, P R ; Eberhardt, F ; Tenten, W. / Hierarchical fault diagnosis of analog integrated circuits. In: IEEE Transactions on Circuits and Systems. Part I: Fundamental Theory and Applications. 2001 ; Vol. 48, No. 8. pp. 921-929.
@article{adbbb0ff045245fa870f0a6180aacf14,
title = "Hierarchical fault diagnosis of analog integrated circuits",
abstract = "This paper introduces a hierarchical-fault-diagnosis algorithm as an aid to testing analog and mixed signal circuits. The diagnosis approach is based on that introduced by Wey and others and makes use of the self-test algorithm, and the component-connection model. The main extension to these techniques is the use of a hierarchical approach whereby blocks of circuitry are grouped together leading to a reduction in matrix size, so making even large scale circuits diagnosable. Other improvements from this approach include a novel test-point selection procedure and the fact that hard faults can also be diagnosed, provided they lie completely within a hierarchical block. The overall algorithm is described and the results from example circuits show good functionality of the diagnosis algorithm. Fault masking and sensitivity to the simulation/measurement resolution of test point values are examined and are highlighted as future activities to further improve the approach",
keywords = "analogue integrated circuits, simulation/measurement resolution, built-in self test, functionality, mixed analogue-digital integrated circuits, analog integrated circuits, self-test algorithm, matrix size, fault diagnosis, hierarchical fault diagnosis, hard faults, integrated circuit testing, mixed signal circuits, large scale circuits, diagnosis algorithm, test-point selection procedure, circuit simulation, component-connection model, test point values",
author = "Ho, {C K} and Shepherd, {P R} and F Eberhardt and W Tenten",
year = "2001",
month = "8",
doi = "10.1109/81.940182",
language = "English",
volume = "48",
pages = "921--929",
journal = "IEEE Transactions on Circuits and Systems. Part I: Fundamental Theory and Applications",
issn = "1057-7122",
publisher = "IEEE",
number = "8",

}

TY - JOUR

T1 - Hierarchical fault diagnosis of analog integrated circuits

AU - Ho, C K

AU - Shepherd, P R

AU - Eberhardt, F

AU - Tenten, W

PY - 2001/8

Y1 - 2001/8

N2 - This paper introduces a hierarchical-fault-diagnosis algorithm as an aid to testing analog and mixed signal circuits. The diagnosis approach is based on that introduced by Wey and others and makes use of the self-test algorithm, and the component-connection model. The main extension to these techniques is the use of a hierarchical approach whereby blocks of circuitry are grouped together leading to a reduction in matrix size, so making even large scale circuits diagnosable. Other improvements from this approach include a novel test-point selection procedure and the fact that hard faults can also be diagnosed, provided they lie completely within a hierarchical block. The overall algorithm is described and the results from example circuits show good functionality of the diagnosis algorithm. Fault masking and sensitivity to the simulation/measurement resolution of test point values are examined and are highlighted as future activities to further improve the approach

AB - This paper introduces a hierarchical-fault-diagnosis algorithm as an aid to testing analog and mixed signal circuits. The diagnosis approach is based on that introduced by Wey and others and makes use of the self-test algorithm, and the component-connection model. The main extension to these techniques is the use of a hierarchical approach whereby blocks of circuitry are grouped together leading to a reduction in matrix size, so making even large scale circuits diagnosable. Other improvements from this approach include a novel test-point selection procedure and the fact that hard faults can also be diagnosed, provided they lie completely within a hierarchical block. The overall algorithm is described and the results from example circuits show good functionality of the diagnosis algorithm. Fault masking and sensitivity to the simulation/measurement resolution of test point values are examined and are highlighted as future activities to further improve the approach

KW - analogue integrated circuits

KW - simulation/measurement resolution

KW - built-in self test

KW - functionality

KW - mixed analogue-digital integrated circuits

KW - analog integrated circuits

KW - self-test algorithm

KW - matrix size

KW - fault diagnosis

KW - hierarchical fault diagnosis

KW - hard faults

KW - integrated circuit testing

KW - mixed signal circuits

KW - large scale circuits

KW - diagnosis algorithm

KW - test-point selection procedure

KW - circuit simulation

KW - component-connection model

KW - test point values

UR - http://dx.doi.org/10.1109/81.940182

U2 - 10.1109/81.940182

DO - 10.1109/81.940182

M3 - Article

VL - 48

SP - 921

EP - 929

JO - IEEE Transactions on Circuits and Systems. Part I: Fundamental Theory and Applications

JF - IEEE Transactions on Circuits and Systems. Part I: Fundamental Theory and Applications

SN - 1057-7122

IS - 8

ER -