Hardware implementation of linear back-projection algorithm for capacitance tomography

Hans Herdian, Imamul Muttakin, Almushfi Saputra, Arbai Yusuf, Wahyu Widada, Warsito P. Taruno

Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • 5 Citations

Abstract

This paper presents method to implement Linear Back Projection (LBP) algorithm in Field Programmable Gate Arrays (FPGA). Top-down approach has been adopted for the design of the hardware of LBP algorithm. The FPGA used is Xilinx Spartan 3A and the language used to design the hardware is VHSIC Hardware Description Language (VHDL). The final design is able to reconstruct a 32×32 pixel image from 8-electrode Electrical Capacitance Tomography (ECT) with speed of 23809 slice images per second and the image is shown on LCD. It could be further extended to form quasi 3D image with 32 slices at rate 744 frame-per-second.

Original languageEnglish
Title of host publicationProceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015
Place of PublicationBandung
PublisherIEEE
Pages124-129
Number of pages6
ISBN (Electronic)9781467378000
ISBN (Print)978-1-4673-7801-7
DOIs
StatePublished - 11 Feb 2016
Event4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015 - Bandung, Indonesia

Conference

Conference4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015
CountryIndonesia
CityBandung
Period2/11/153/11/15

Fingerprint

Hardware
Tomography
Field programmable gate arrays (FPGA)
Capacitance
Computer hardware description languages
Liquid crystal displays
Pixels
Electrodes

Keywords

  • capacitance tomography
  • FPGA
  • linear back-projection
  • VHDL

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Information Systems
  • Biomedical Engineering
  • Instrumentation

Cite this

Herdian, H., Muttakin, I., Saputra, A., Yusuf, A., Widada, W., & Taruno, W. P. (2016). Hardware implementation of linear back-projection algorithm for capacitance tomography. In Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015 (pp. 124-129). [7401348] Bandung: IEEE. DOI: 10.1109/ICICI-BME.2015.7401348

Hardware implementation of linear back-projection algorithm for capacitance tomography. / Herdian, Hans; Muttakin, Imamul; Saputra, Almushfi; Yusuf, Arbai; Widada, Wahyu; Taruno, Warsito P.

Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015. Bandung : IEEE, 2016. p. 124-129 7401348.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Herdian, H, Muttakin, I, Saputra, A, Yusuf, A, Widada, W & Taruno, WP 2016, Hardware implementation of linear back-projection algorithm for capacitance tomography. in Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015., 7401348, IEEE, Bandung, pp. 124-129, 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015, Bandung, Indonesia, 2-3 November. DOI: 10.1109/ICICI-BME.2015.7401348
Herdian H, Muttakin I, Saputra A, Yusuf A, Widada W, Taruno WP. Hardware implementation of linear back-projection algorithm for capacitance tomography. In Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015. Bandung: IEEE. 2016. p. 124-129. 7401348. Available from, DOI: 10.1109/ICICI-BME.2015.7401348

Herdian, Hans; Muttakin, Imamul; Saputra, Almushfi; Yusuf, Arbai; Widada, Wahyu; Taruno, Warsito P. / Hardware implementation of linear back-projection algorithm for capacitance tomography.

Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015. Bandung : IEEE, 2016. p. 124-129 7401348.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

@inbook{64d1e857e68242d3a69183ed6d7458bb,
title = "Hardware implementation of linear back-projection algorithm for capacitance tomography",
abstract = "This paper presents method to implement Linear Back Projection (LBP) algorithm in Field Programmable Gate Arrays (FPGA). Top-down approach has been adopted for the design of the hardware of LBP algorithm. The FPGA used is Xilinx Spartan 3A and the language used to design the hardware is VHSIC Hardware Description Language (VHDL). The final design is able to reconstruct a 32×32 pixel image from 8-electrode Electrical Capacitance Tomography (ECT) with speed of 23809 slice images per second and the image is shown on LCD. It could be further extended to form quasi 3D image with 32 slices at rate 744 frame-per-second.",
keywords = "capacitance tomography, FPGA, linear back-projection, VHDL",
author = "Hans Herdian and Imamul Muttakin and Almushfi Saputra and Arbai Yusuf and Wahyu Widada and Taruno, {Warsito P.}",
year = "2016",
month = "2",
doi = "10.1109/ICICI-BME.2015.7401348",
isbn = "978-1-4673-7801-7",
pages = "124--129",
booktitle = "Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015",
publisher = "IEEE",
address = "USA United States",

}

TY - CHAP

T1 - Hardware implementation of linear back-projection algorithm for capacitance tomography

AU - Herdian,Hans

AU - Muttakin,Imamul

AU - Saputra,Almushfi

AU - Yusuf,Arbai

AU - Widada,Wahyu

AU - Taruno,Warsito P.

PY - 2016/2/11

Y1 - 2016/2/11

N2 - This paper presents method to implement Linear Back Projection (LBP) algorithm in Field Programmable Gate Arrays (FPGA). Top-down approach has been adopted for the design of the hardware of LBP algorithm. The FPGA used is Xilinx Spartan 3A and the language used to design the hardware is VHSIC Hardware Description Language (VHDL). The final design is able to reconstruct a 32×32 pixel image from 8-electrode Electrical Capacitance Tomography (ECT) with speed of 23809 slice images per second and the image is shown on LCD. It could be further extended to form quasi 3D image with 32 slices at rate 744 frame-per-second.

AB - This paper presents method to implement Linear Back Projection (LBP) algorithm in Field Programmable Gate Arrays (FPGA). Top-down approach has been adopted for the design of the hardware of LBP algorithm. The FPGA used is Xilinx Spartan 3A and the language used to design the hardware is VHSIC Hardware Description Language (VHDL). The final design is able to reconstruct a 32×32 pixel image from 8-electrode Electrical Capacitance Tomography (ECT) with speed of 23809 slice images per second and the image is shown on LCD. It could be further extended to form quasi 3D image with 32 slices at rate 744 frame-per-second.

KW - capacitance tomography

KW - FPGA

KW - linear back-projection

KW - VHDL

UR - http://www.scopus.com/inward/record.url?scp=84963988164&partnerID=8YFLogxK

U2 - 10.1109/ICICI-BME.2015.7401348

DO - 10.1109/ICICI-BME.2015.7401348

M3 - Conference contribution

SN - 978-1-4673-7801-7

SP - 124

EP - 129

BT - Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015

PB - IEEE

ER -