Hardware implementation of linear back-projection algorithm for capacitance tomography

Hans Herdian; Imamul Muttakin; Almushfi Saputra; Arbai Yusuf; Wahyu Widada; Warsito P. Taruno

doi:10.1109/ICICI-BME.2015.7401348

Hardware implementation of linear back-projection algorithm for capacitance tomography

Hans Herdian, Imamul Muttakin, Almushfi Saputra, Arbai Yusuf, Wahyu Widada, Warsito P. Taruno

Department of Electronic & Electrical Engineering

Research output: Chapter or section in a book/report/conference proceeding › Chapter in a published conference proceeding

14 Citations (SciVal)

Abstract

This paper presents method to implement Linear Back Projection (LBP) algorithm in Field Programmable Gate Arrays (FPGA). Top-down approach has been adopted for the design of the hardware of LBP algorithm. The FPGA used is Xilinx Spartan 3A and the language used to design the hardware is VHSIC Hardware Description Language (VHDL). The final design is able to reconstruct a 32×32 pixel image from 8-electrode Electrical Capacitance Tomography (ECT) with speed of 23809 slice images per second and the image is shown on LCD. It could be further extended to form quasi 3D image with 32 slices at rate 744 frame-per-second.

Original language	English
Title of host publication	Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015
Place of Publication	Bandung
Publisher	IEEE
Pages	124-129
Number of pages	6
ISBN (Electronic)	9781467378000
ISBN (Print)	978-1-4673-7801-7
DOIs	https://doi.org/10.1109/ICICI-BME.2015.7401348
Publication status	Published - 11 Feb 2016
Event	4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015 - Bandung, Indonesia Duration: 2 Nov 2015 → 3 Nov 2015

Conference

Conference	4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015
Country/Territory	Indonesia
City	Bandung
Period	2/11/15 → 3/11/15

Keywords

capacitance tomography
FPGA
linear back-projection
VHDL

ASJC Scopus subject areas

Computer Networks and Communications
Information Systems
Biomedical Engineering
Instrumentation

Access to Document

10.1109/ICICI-BME.2015.7401348

Cite this

Herdian, H., Muttakin, I., Saputra, A., Yusuf, A., Widada, W., & Taruno, W. P. (2016). Hardware implementation of linear back-projection algorithm for capacitance tomography. In Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015 (pp. 124-129). Article 7401348 IEEE. https://doi.org/10.1109/ICICI-BME.2015.7401348

Hardware implementation of linear back-projection algorithm for capacitance tomography. / Herdian, Hans; Muttakin, Imamul; Saputra, Almushfi et al.
Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015. Bandung: IEEE, 2016. p. 124-129 7401348.

Research output: Chapter or section in a book/report/conference proceeding › Chapter in a published conference proceeding

Herdian, H, Muttakin, I, Saputra, A, Yusuf, A, Widada, W & Taruno, WP 2016, Hardware implementation of linear back-projection algorithm for capacitance tomography. in Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015., 7401348, IEEE, Bandung, pp. 124-129, 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015, Bandung, Indonesia, 2/11/15. https://doi.org/10.1109/ICICI-BME.2015.7401348

Herdian H, Muttakin I, Saputra A, Yusuf A, Widada W, Taruno WP. Hardware implementation of linear back-projection algorithm for capacitance tomography. In Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015. Bandung: IEEE. 2016. p. 124-129. 7401348 doi: 10.1109/ICICI-BME.2015.7401348

@inproceedings{64d1e857e68242d3a69183ed6d7458bb,

title = "Hardware implementation of linear back-projection algorithm for capacitance tomography",

abstract = "This paper presents method to implement Linear Back Projection (LBP) algorithm in Field Programmable Gate Arrays (FPGA). Top-down approach has been adopted for the design of the hardware of LBP algorithm. The FPGA used is Xilinx Spartan 3A and the language used to design the hardware is VHSIC Hardware Description Language (VHDL). The final design is able to reconstruct a 32×32 pixel image from 8-electrode Electrical Capacitance Tomography (ECT) with speed of 23809 slice images per second and the image is shown on LCD. It could be further extended to form quasi 3D image with 32 slices at rate 744 frame-per-second.",

keywords = "capacitance tomography, FPGA, linear back-projection, VHDL",

author = "Hans Herdian and Imamul Muttakin and Almushfi Saputra and Arbai Yusuf and Wahyu Widada and Taruno, {Warsito P.}",

year = "2016",

month = feb,

day = "11",

doi = "10.1109/ICICI-BME.2015.7401348",

language = "English",

isbn = "978-1-4673-7801-7",

pages = "124--129",

booktitle = "Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015",

publisher = "IEEE",

address = "USA United States",

note = "4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015 ; Conference date: 02-11-2015 Through 03-11-2015",

}

TY - GEN

T1 - Hardware implementation of linear back-projection algorithm for capacitance tomography

AU - Herdian, Hans

AU - Muttakin, Imamul

AU - Saputra, Almushfi

AU - Yusuf, Arbai

AU - Widada, Wahyu

AU - Taruno, Warsito P.

PY - 2016/2/11

Y1 - 2016/2/11

N2 - This paper presents method to implement Linear Back Projection (LBP) algorithm in Field Programmable Gate Arrays (FPGA). Top-down approach has been adopted for the design of the hardware of LBP algorithm. The FPGA used is Xilinx Spartan 3A and the language used to design the hardware is VHSIC Hardware Description Language (VHDL). The final design is able to reconstruct a 32×32 pixel image from 8-electrode Electrical Capacitance Tomography (ECT) with speed of 23809 slice images per second and the image is shown on LCD. It could be further extended to form quasi 3D image with 32 slices at rate 744 frame-per-second.

AB - This paper presents method to implement Linear Back Projection (LBP) algorithm in Field Programmable Gate Arrays (FPGA). Top-down approach has been adopted for the design of the hardware of LBP algorithm. The FPGA used is Xilinx Spartan 3A and the language used to design the hardware is VHSIC Hardware Description Language (VHDL). The final design is able to reconstruct a 32×32 pixel image from 8-electrode Electrical Capacitance Tomography (ECT) with speed of 23809 slice images per second and the image is shown on LCD. It could be further extended to form quasi 3D image with 32 slices at rate 744 frame-per-second.

KW - capacitance tomography

KW - FPGA

KW - linear back-projection

KW - VHDL

UR - http://www.scopus.com/inward/record.url?scp=84963988164&partnerID=8YFLogxK

U2 - 10.1109/ICICI-BME.2015.7401348

DO - 10.1109/ICICI-BME.2015.7401348

M3 - Chapter in a published conference proceeding

AN - SCOPUS:84963988164

SN - 978-1-4673-7801-7

SP - 124

EP - 129

BT - Proceedings - 2015 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015

PB - IEEE

CY - Bandung

T2 - 4th International Conference on Instrumentation, Communications, Information Technology and Biomedical Engineering, ICICI-BME 2015

Y2 - 2 November 2015 through 3 November 2015

ER -

Hardware implementation of linear back-projection algorithm for capacitance tomography

Abstract

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this