Abstract
The design of a low-cost chip-to-chip optical interconnect is presented. A ray tracing model is used to investigate the sensitivity of the optical coupling efficiency to misalignments of the optical components. Estimation of the power budget predicts operation at 10 Gb/s with a noise margin of 6.3 dB.
| Original language | English |
|---|---|
| Title of host publication | 2010 International Conference on Photonics, ICP2010 |
| DOIs | |
| Publication status | Published - 22 Nov 2010 |
| Event | 2010 1st International Conference on Photonics, ICP2010 - Langkawi, Kedah, Malaysia Duration: 5 Jul 2010 → 7 Jul 2010 |
Conference
| Conference | 2010 1st International Conference on Photonics, ICP2010 |
|---|---|
| Country/Territory | Malaysia |
| City | Langkawi, Kedah |
| Period | 5/07/10 → 7/07/10 |
Keywords
- Optical coupling efficiency
- Optical interconnections
- Polymer waveguide
- Ray tracing
ASJC Scopus subject areas
- Electrical and Electronic Engineering
Fingerprint
Dive into the research topics of 'Design of a low-cost 10 Gb/s chip-to-chip optical interconnect'. Together they form a unique fingerprint.Cite this
- APA
- Standard
- Harvard
- Vancouver
- Author
- BIBTEX
- RIS