Design of a low-cost 10 Gb/s chip-to-chip optical interconnect

Aeffendi Hashim, Nikolaos Bamiedakis, Ying Hao, Richard V. Penty, Ian H. White

Research output: Chapter or section in a book/report/conference proceedingChapter in a published conference proceeding

1 Citation (SciVal)

Abstract

The design of a low-cost chip-to-chip optical interconnect is presented. A ray tracing model is used to investigate the sensitivity of the optical coupling efficiency to misalignments of the optical components. Estimation of the power budget predicts operation at 10 Gb/s with a noise margin of 6.3 dB.

Original languageEnglish
Title of host publication2010 International Conference on Photonics, ICP2010
DOIs
Publication statusPublished - 22 Nov 2010
Event2010 1st International Conference on Photonics, ICP2010 - Langkawi, Kedah, Malaysia
Duration: 5 Jul 20107 Jul 2010

Conference

Conference2010 1st International Conference on Photonics, ICP2010
Country/TerritoryMalaysia
CityLangkawi, Kedah
Period5/07/107/07/10

Keywords

  • Optical coupling efficiency
  • Optical interconnections
  • Polymer waveguide
  • Ray tracing

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'Design of a low-cost 10 Gb/s chip-to-chip optical interconnect'. Together they form a unique fingerprint.

Cite this