Design and evaluation of a system-on-a-chip course

Basel Halak, Peter Wilson

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper describes a system-on-chip design module, suitable for post-graduate students of electronics and computer engineering and for PhD students as a training course; it covers both analogue and digital design skills and flows, with emphasis on the use of industry standard tools such as Cadence, Synopsys, and Mentor Graphics. The course is designed using the constructive alignment method; it provides a solid experiential learning platform for systems-on chip design flow based on the Kolb learning cycle. The course's assessment is based on two major design exercises and two lab-based assignments. The first exercise is a team based project designed to create a working environment similar to that in IC design companies, in which each student is required to design their part of the system and ensure its correctness before it can be integrated with overall design. The second major design exercise is an individual assignment where each student is given a unique set of specifications which he/she needs to take from the algorithmic level to a complete silicon chip. This paper also presents a systematic evaluation of the course based on reviews from students, peers, and the teaching team. Feedback results indicate that the module is very positively received by master level students at Southampton University.

Original languageEnglish
Title of host publication2016 11th European Workshop on Microelectronics Education, EWME 2016
PublisherIEEE
ISBN (Print)9781467385848
DOIs
Publication statusPublished - 20 Jun 2016
Event11th European Workshop on Microelectronics Education, EWME 2016 - Southampton, UK United Kingdom
Duration: 11 May 201613 May 2016

Conference

Conference11th European Workshop on Microelectronics Education, EWME 2016
CountryUK United Kingdom
CitySouthampton
Period11/05/1613/05/16

Fingerprint

Students
Industry
Teaching
Electronic equipment
Specifications
Feedback
Silicon
System-on-chip

Keywords

  • ASIC
  • Design and Optimization
  • EDA tools
  • Microelectronics Education
  • System on Chip

Cite this

Halak, B., & Wilson, P. (2016). Design and evaluation of a system-on-a-chip course. In 2016 11th European Workshop on Microelectronics Education, EWME 2016 [7496469] IEEE. https://doi.org/10.1109/EWME.2016.7496469

Design and evaluation of a system-on-a-chip course. / Halak, Basel; Wilson, Peter.

2016 11th European Workshop on Microelectronics Education, EWME 2016. IEEE, 2016. 7496469.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Halak, B & Wilson, P 2016, Design and evaluation of a system-on-a-chip course. in 2016 11th European Workshop on Microelectronics Education, EWME 2016., 7496469, IEEE, 11th European Workshop on Microelectronics Education, EWME 2016, Southampton, UK United Kingdom, 11/05/16. https://doi.org/10.1109/EWME.2016.7496469
Halak B, Wilson P. Design and evaluation of a system-on-a-chip course. In 2016 11th European Workshop on Microelectronics Education, EWME 2016. IEEE. 2016. 7496469 https://doi.org/10.1109/EWME.2016.7496469
Halak, Basel ; Wilson, Peter. / Design and evaluation of a system-on-a-chip course. 2016 11th European Workshop on Microelectronics Education, EWME 2016. IEEE, 2016.
@inproceedings{3389c2d23b984824ac7661f1b2b53443,
title = "Design and evaluation of a system-on-a-chip course",
abstract = "This paper describes a system-on-chip design module, suitable for post-graduate students of electronics and computer engineering and for PhD students as a training course; it covers both analogue and digital design skills and flows, with emphasis on the use of industry standard tools such as Cadence, Synopsys, and Mentor Graphics. The course is designed using the constructive alignment method; it provides a solid experiential learning platform for systems-on chip design flow based on the Kolb learning cycle. The course's assessment is based on two major design exercises and two lab-based assignments. The first exercise is a team based project designed to create a working environment similar to that in IC design companies, in which each student is required to design their part of the system and ensure its correctness before it can be integrated with overall design. The second major design exercise is an individual assignment where each student is given a unique set of specifications which he/she needs to take from the algorithmic level to a complete silicon chip. This paper also presents a systematic evaluation of the course based on reviews from students, peers, and the teaching team. Feedback results indicate that the module is very positively received by master level students at Southampton University.",
keywords = "ASIC, Design and Optimization, EDA tools, Microelectronics Education, System on Chip",
author = "Basel Halak and Peter Wilson",
year = "2016",
month = "6",
day = "20",
doi = "10.1109/EWME.2016.7496469",
language = "English",
isbn = "9781467385848",
booktitle = "2016 11th European Workshop on Microelectronics Education, EWME 2016",
publisher = "IEEE",
address = "USA United States",

}

TY - GEN

T1 - Design and evaluation of a system-on-a-chip course

AU - Halak, Basel

AU - Wilson, Peter

PY - 2016/6/20

Y1 - 2016/6/20

N2 - This paper describes a system-on-chip design module, suitable for post-graduate students of electronics and computer engineering and for PhD students as a training course; it covers both analogue and digital design skills and flows, with emphasis on the use of industry standard tools such as Cadence, Synopsys, and Mentor Graphics. The course is designed using the constructive alignment method; it provides a solid experiential learning platform for systems-on chip design flow based on the Kolb learning cycle. The course's assessment is based on two major design exercises and two lab-based assignments. The first exercise is a team based project designed to create a working environment similar to that in IC design companies, in which each student is required to design their part of the system and ensure its correctness before it can be integrated with overall design. The second major design exercise is an individual assignment where each student is given a unique set of specifications which he/she needs to take from the algorithmic level to a complete silicon chip. This paper also presents a systematic evaluation of the course based on reviews from students, peers, and the teaching team. Feedback results indicate that the module is very positively received by master level students at Southampton University.

AB - This paper describes a system-on-chip design module, suitable for post-graduate students of electronics and computer engineering and for PhD students as a training course; it covers both analogue and digital design skills and flows, with emphasis on the use of industry standard tools such as Cadence, Synopsys, and Mentor Graphics. The course is designed using the constructive alignment method; it provides a solid experiential learning platform for systems-on chip design flow based on the Kolb learning cycle. The course's assessment is based on two major design exercises and two lab-based assignments. The first exercise is a team based project designed to create a working environment similar to that in IC design companies, in which each student is required to design their part of the system and ensure its correctness before it can be integrated with overall design. The second major design exercise is an individual assignment where each student is given a unique set of specifications which he/she needs to take from the algorithmic level to a complete silicon chip. This paper also presents a systematic evaluation of the course based on reviews from students, peers, and the teaching team. Feedback results indicate that the module is very positively received by master level students at Southampton University.

KW - ASIC

KW - Design and Optimization

KW - EDA tools

KW - Microelectronics Education

KW - System on Chip

UR - http://www.scopus.com/inward/record.url?scp=84981294948&partnerID=8YFLogxK

UR - http://dx.doi.org/10.1109/EWME.2016.7496469

U2 - 10.1109/EWME.2016.7496469

DO - 10.1109/EWME.2016.7496469

M3 - Conference contribution

SN - 9781467385848

BT - 2016 11th European Workshop on Microelectronics Education, EWME 2016

PB - IEEE

ER -