Delay-line-based signal processing ASIC for velocity selective nerve recording

R. Rieger, John Taylor

Research output: Contribution to conferencePaper

Abstract

This paper describes an integrated circuit (ASIC) implementing the core functionality for the technique of velocity selective recording (VSR) of ENG in which multiple neural signals are matched and summed to identify excited axon populations in terms of velocity. Delay matching is achieved using multiple sample-and-hold blocks arranged to realize a matching range between 10-100 μs for eight input channels (80 μs-800 μs total delay) as well as signal summation. The system laid out in 0.35 μm CMOS technology occupies 0.78 mm2 core area and consumes 30 μW of power from a 3 V supply. A buffer driver stage is added which consumes 150 μW. Simulated results are provided to confirm that the velocity spectrum is successfully extracted using the proposed system.
Original languageEnglish
Pages205-208
DOIs
Publication statusPublished - 2014
Event2014 IEEE Asia Pacific Conference on Circuits and Systems - Ishigaki , Japan
Duration: 17 Nov 201420 Nov 2014

Conference

Conference2014 IEEE Asia Pacific Conference on Circuits and Systems
CountryJapan
CityIshigaki
Period17/11/1420/11/14

Fingerprint

Electric delay lines
Application specific integrated circuits
Signal processing
Integrated circuits

Cite this

Rieger, R., & Taylor, J. (2014). Delay-line-based signal processing ASIC for velocity selective nerve recording. 205-208. Paper presented at 2014 IEEE Asia Pacific Conference on Circuits and Systems, Ishigaki , Japan. https://doi.org/10.1109/APCCAS.2014.7032757

Delay-line-based signal processing ASIC for velocity selective nerve recording. / Rieger, R.; Taylor, John.

2014. 205-208 Paper presented at 2014 IEEE Asia Pacific Conference on Circuits and Systems, Ishigaki , Japan.

Research output: Contribution to conferencePaper

Rieger, R & Taylor, J 2014, 'Delay-line-based signal processing ASIC for velocity selective nerve recording' Paper presented at 2014 IEEE Asia Pacific Conference on Circuits and Systems, Ishigaki , Japan, 17/11/14 - 20/11/14, pp. 205-208. https://doi.org/10.1109/APCCAS.2014.7032757
Rieger R, Taylor J. Delay-line-based signal processing ASIC for velocity selective nerve recording. 2014. Paper presented at 2014 IEEE Asia Pacific Conference on Circuits and Systems, Ishigaki , Japan. https://doi.org/10.1109/APCCAS.2014.7032757
Rieger, R. ; Taylor, John. / Delay-line-based signal processing ASIC for velocity selective nerve recording. Paper presented at 2014 IEEE Asia Pacific Conference on Circuits and Systems, Ishigaki , Japan.
@conference{3edae2a4bc2b458ab2b9cb7f3f8aa647,
title = "Delay-line-based signal processing ASIC for velocity selective nerve recording",
abstract = "This paper describes an integrated circuit (ASIC) implementing the core functionality for the technique of velocity selective recording (VSR) of ENG in which multiple neural signals are matched and summed to identify excited axon populations in terms of velocity. Delay matching is achieved using multiple sample-and-hold blocks arranged to realize a matching range between 10-100 μs for eight input channels (80 μs-800 μs total delay) as well as signal summation. The system laid out in 0.35 μm CMOS technology occupies 0.78 mm2 core area and consumes 30 μW of power from a 3 V supply. A buffer driver stage is added which consumes 150 μW. Simulated results are provided to confirm that the velocity spectrum is successfully extracted using the proposed system.",
author = "R. Rieger and John Taylor",
year = "2014",
doi = "10.1109/APCCAS.2014.7032757",
language = "English",
pages = "205--208",
note = "2014 IEEE Asia Pacific Conference on Circuits and Systems ; Conference date: 17-11-2014 Through 20-11-2014",

}

TY - CONF

T1 - Delay-line-based signal processing ASIC for velocity selective nerve recording

AU - Rieger, R.

AU - Taylor, John

PY - 2014

Y1 - 2014

N2 - This paper describes an integrated circuit (ASIC) implementing the core functionality for the technique of velocity selective recording (VSR) of ENG in which multiple neural signals are matched and summed to identify excited axon populations in terms of velocity. Delay matching is achieved using multiple sample-and-hold blocks arranged to realize a matching range between 10-100 μs for eight input channels (80 μs-800 μs total delay) as well as signal summation. The system laid out in 0.35 μm CMOS technology occupies 0.78 mm2 core area and consumes 30 μW of power from a 3 V supply. A buffer driver stage is added which consumes 150 μW. Simulated results are provided to confirm that the velocity spectrum is successfully extracted using the proposed system.

AB - This paper describes an integrated circuit (ASIC) implementing the core functionality for the technique of velocity selective recording (VSR) of ENG in which multiple neural signals are matched and summed to identify excited axon populations in terms of velocity. Delay matching is achieved using multiple sample-and-hold blocks arranged to realize a matching range between 10-100 μs for eight input channels (80 μs-800 μs total delay) as well as signal summation. The system laid out in 0.35 μm CMOS technology occupies 0.78 mm2 core area and consumes 30 μW of power from a 3 V supply. A buffer driver stage is added which consumes 150 μW. Simulated results are provided to confirm that the velocity spectrum is successfully extracted using the proposed system.

UR - http://dx.doi.org/10.1109/APCCAS.2014.7032757

U2 - 10.1109/APCCAS.2014.7032757

DO - 10.1109/APCCAS.2014.7032757

M3 - Paper

SP - 205

EP - 208

ER -