Current mode techniques for multiple valued arithmetic and logic

Christopher T Clarke, G R Nudd, S Summerfield

Research output: Contribution to conferencePaperpeer-review


This paper analyses the general properties of Current Mode Multiple Valued Logic (CMMVL) circuits, and presents a framework for further exploitation. A unified circuit view is proposed in which circuits are described in terms of CMMVL to voltage mode binary decoders, and binary to CMMVL encoders. The relative merits of various encodings are explored for a single digit multiplier. It is shown that CMMVL has an inherent advantage in the VLSI layout of fan-in dominated subsystems such as Wallace trees. The construction of CMMVL circuit cells for general logic is discussed
Original languageEnglish
Number of pages4
Publication statusPublished - 1994
EventIEEE International Symposium on Circuits and Systems (ISCAS '94) - London, UK United Kingdom
Duration: 30 May 19942 Jun 1994


ConferenceIEEE International Symposium on Circuits and Systems (ISCAS '94)
Country/TerritoryUK United Kingdom


  • binary to CMMVL encoders
  • decoders
  • current mode techniques
  • VLSI
  • logic design
  • multivalued logic circuits
  • adders
  • multiple valued logic
  • digital arithmetic
  • MVL circuits
  • VLSI layout
  • multiple valued arithmetic
  • integrated logic circuits
  • CMMVL circuit cells
  • Wallace trees
  • decoding
  • multiplying circuits
  • current mode multiple valued logic
  • single digit multiplier
  • encoding
  • fan-in dominated subsystems


Dive into the research topics of 'Current mode techniques for multiple valued arithmetic and logic'. Together they form a unique fingerprint.

Cite this