Class AB two stage and folded cascode OpAmps based on a squaring circuit

M. R. Valero, Antonio López-Martín, Shanta Thoutam, Jaime Ramírez-Angulo, Ramon G. Carvajal

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Original languageEnglish
Title of host publication2015 IEEE International Symposium on Circuits and Systems (ISCAS)
Subtitle of host publicationProceedings of a meeting held 24-27 May 2015, Lisbon, Portugal
Place of PublicationUSA
PublisherIEEE
Pages253-256
Number of pages4
ISBN (Print)9781479983926
DOIs
Publication statusPublished - 30 Jul 2015
EventISCAS 2015: IEEE International Symposium on Circuits and Systems - Lisbon, Spain
Duration: 24 May 201527 May 2015

Conference

ConferenceISCAS 2015: IEEE International Symposium on Circuits and Systems
CountrySpain
CityLisbon
Period24/05/1527/05/15

Keywords

  • CMOS analogue integrated circuits
  • operational amplifiers
  • CMOS analog technology
  • adaptive bias technique
  • auxiliary circuit
  • class AB two stage OpAmps
  • common-mode rejection ratio
  • first order approximation
  • folded cascode OpAmps
  • operational amplifier
  • power supply rejection ratio
  • size 0.5 mum
  • squaring circuit
  • tail current
  • Approximation methods
  • Boosting
  • CMOS integrated circuits
  • Logic gates
  • Operational amplifiers
  • Power demand
  • Transistors
  • CMOS Analog integrated circuits
  • Class AB Amplifiers
  • flipped voltage followers
  • low-voltage low power design

Cite this

Valero, M. R., López-Martín, A., Thoutam, S., Ramírez-Angulo, J., & Carvajal, R. G. (2015). Class AB two stage and folded cascode OpAmps based on a squaring circuit. In 2015 IEEE International Symposium on Circuits and Systems (ISCAS) : Proceedings of a meeting held 24-27 May 2015, Lisbon, Portugal (pp. 253-256). USA: IEEE. https://doi.org/10.1109/ISCAS.2015.7168618

Class AB two stage and folded cascode OpAmps based on a squaring circuit. / Valero, M. R.; López-Martín, Antonio; Thoutam, Shanta; Ramírez-Angulo, Jaime; Carvajal, Ramon G.

2015 IEEE International Symposium on Circuits and Systems (ISCAS) : Proceedings of a meeting held 24-27 May 2015, Lisbon, Portugal. USA : IEEE, 2015. p. 253-256.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Valero, MR, López-Martín, A, Thoutam, S, Ramírez-Angulo, J & Carvajal, RG 2015, Class AB two stage and folded cascode OpAmps based on a squaring circuit. in 2015 IEEE International Symposium on Circuits and Systems (ISCAS) : Proceedings of a meeting held 24-27 May 2015, Lisbon, Portugal. IEEE, USA, pp. 253-256, ISCAS 2015: IEEE International Symposium on Circuits and Systems, Lisbon, Spain, 24/05/15. https://doi.org/10.1109/ISCAS.2015.7168618
Valero MR, López-Martín A, Thoutam S, Ramírez-Angulo J, Carvajal RG. Class AB two stage and folded cascode OpAmps based on a squaring circuit. In 2015 IEEE International Symposium on Circuits and Systems (ISCAS) : Proceedings of a meeting held 24-27 May 2015, Lisbon, Portugal. USA: IEEE. 2015. p. 253-256 https://doi.org/10.1109/ISCAS.2015.7168618
Valero, M. R. ; López-Martín, Antonio ; Thoutam, Shanta ; Ramírez-Angulo, Jaime ; Carvajal, Ramon G. / Class AB two stage and folded cascode OpAmps based on a squaring circuit. 2015 IEEE International Symposium on Circuits and Systems (ISCAS) : Proceedings of a meeting held 24-27 May 2015, Lisbon, Portugal. USA : IEEE, 2015. pp. 253-256
@inproceedings{dfe7639286fc426b97feb436a899e2f6,
title = "Class AB two stage and folded cascode OpAmps based on a squaring circuit",
keywords = "CMOS analogue integrated circuits, operational amplifiers, CMOS analog technology, adaptive bias technique, auxiliary circuit, class AB two stage OpAmps, common-mode rejection ratio, first order approximation, folded cascode OpAmps, operational amplifier, power supply rejection ratio, size 0.5 mum, squaring circuit, tail current, Approximation methods, Boosting, CMOS integrated circuits, Logic gates, Operational amplifiers, Power demand, Transistors, CMOS Analog integrated circuits, Class AB Amplifiers, flipped voltage followers, low-voltage low power design",
author = "Valero, {M. R.} and Antonio L{\'o}pez-Mart{\'i}n and Shanta Thoutam and Jaime Ram{\'i}rez-Angulo and Carvajal, {Ramon G.}",
year = "2015",
month = "7",
day = "30",
doi = "10.1109/ISCAS.2015.7168618",
language = "English",
isbn = "9781479983926",
pages = "253--256",
booktitle = "2015 IEEE International Symposium on Circuits and Systems (ISCAS)",
publisher = "IEEE",
address = "USA United States",

}

TY - GEN

T1 - Class AB two stage and folded cascode OpAmps based on a squaring circuit

AU - Valero, M. R.

AU - López-Martín, Antonio

AU - Thoutam, Shanta

AU - Ramírez-Angulo, Jaime

AU - Carvajal, Ramon G.

PY - 2015/7/30

Y1 - 2015/7/30

KW - CMOS analogue integrated circuits

KW - operational amplifiers

KW - CMOS analog technology

KW - adaptive bias technique

KW - auxiliary circuit

KW - class AB two stage OpAmps

KW - common-mode rejection ratio

KW - first order approximation

KW - folded cascode OpAmps

KW - operational amplifier

KW - power supply rejection ratio

KW - size 0.5 mum

KW - squaring circuit

KW - tail current

KW - Approximation methods

KW - Boosting

KW - CMOS integrated circuits

KW - Logic gates

KW - Operational amplifiers

KW - Power demand

KW - Transistors

KW - CMOS Analog integrated circuits

KW - Class AB Amplifiers

KW - flipped voltage followers

KW - low-voltage low power design

U2 - 10.1109/ISCAS.2015.7168618

DO - 10.1109/ISCAS.2015.7168618

M3 - Conference contribution

SN - 9781479983926

SP - 253

EP - 256

BT - 2015 IEEE International Symposium on Circuits and Systems (ISCAS)

PB - IEEE

CY - USA

ER -