ARM/THUMB code compression for embedded systems

X H Xu, S R Jones, C T Clarke

Research output: Contribution to conferencePaper

  • 2 Citations

Abstract

The use of code compression in embedded systems based on standard RISC instruction set architectures (ISA) has been shown in the past to be of benefit in reducing overall system cost. The 16-bit THUMB ISA from ARM Ltd has a significantly higher density than the original 32-bits ARM ISA. In this paper we propose a new memory compression architecture, which employs a lossless data compression algorithm to achieve a further size reduction of around 20% on the THUMB code. We show that in some applications, the decompression can be performed in software on the main system processor without excessive processing time overheads.

Conference

Conference15th International Conference on Microelectronics (ICM 2003)
CountryEgypt
CityCairo
Period9/12/0311/12/03

Fingerprint

Embedded systems
Reduced instruction set computing
Data compression
Data storage equipment
Processing
Costs

Keywords

  • size reduction
  • memory compression architecture
  • embedded systems
  • data compression
  • RISC
  • memory architecture
  • data compression algorithm
  • reduced instruction set computing

Cite this

Xu, X. H., Jones, S. R., & Clarke, C. T. (2003). ARM/THUMB code compression for embedded systems. 32-35. Paper presented at 15th International Conference on Microelectronics (ICM 2003), Cairo, Egypt.DOI: 10.1109/ICM.2003.1287715

ARM/THUMB code compression for embedded systems. / Xu, X H; Jones, S R; Clarke, C T.

2003. 32-35 Paper presented at 15th International Conference on Microelectronics (ICM 2003), Cairo, Egypt.

Research output: Contribution to conferencePaper

Xu, XH, Jones, SR & Clarke, CT 2003, 'ARM/THUMB code compression for embedded systems' Paper presented at 15th International Conference on Microelectronics (ICM 2003), Cairo, Egypt, 9/12/03 - 11/12/03, pp. 32-35. DOI: 10.1109/ICM.2003.1287715
Xu XH, Jones SR, Clarke CT. ARM/THUMB code compression for embedded systems. 2003. Paper presented at 15th International Conference on Microelectronics (ICM 2003), Cairo, Egypt. Available from, DOI: 10.1109/ICM.2003.1287715
Xu, X H ; Jones, S R ; Clarke, C T. / ARM/THUMB code compression for embedded systems. Paper presented at 15th International Conference on Microelectronics (ICM 2003), Cairo, Egypt.4 p.
@conference{98b982e4b94e4c46bdd3647235dee27e,
title = "ARM/THUMB code compression for embedded systems",
abstract = "The use of code compression in embedded systems based on standard RISC instruction set architectures (ISA) has been shown in the past to be of benefit in reducing overall system cost. The 16-bit THUMB ISA from ARM Ltd has a significantly higher density than the original 32-bits ARM ISA. In this paper we propose a new memory compression architecture, which employs a lossless data compression algorithm to achieve a further size reduction of around 20{\%} on the THUMB code. We show that in some applications, the decompression can be performed in software on the main system processor without excessive processing time overheads.",
keywords = "size reduction, memory compression architecture, embedded systems, data compression, RISC, memory architecture, data compression algorithm, reduced instruction set computing",
author = "Xu, {X H} and Jones, {S R} and Clarke, {C T}",
year = "2003",
doi = "10.1109/ICM.2003.1287715",
language = "English",
pages = "32--35",
note = "15th International Conference on Microelectronics (ICM 2003) ; Conference date: 09-12-2003 Through 11-12-2003",

}

TY - CONF

T1 - ARM/THUMB code compression for embedded systems

AU - Xu,X H

AU - Jones,S R

AU - Clarke,C T

PY - 2003

Y1 - 2003

N2 - The use of code compression in embedded systems based on standard RISC instruction set architectures (ISA) has been shown in the past to be of benefit in reducing overall system cost. The 16-bit THUMB ISA from ARM Ltd has a significantly higher density than the original 32-bits ARM ISA. In this paper we propose a new memory compression architecture, which employs a lossless data compression algorithm to achieve a further size reduction of around 20% on the THUMB code. We show that in some applications, the decompression can be performed in software on the main system processor without excessive processing time overheads.

AB - The use of code compression in embedded systems based on standard RISC instruction set architectures (ISA) has been shown in the past to be of benefit in reducing overall system cost. The 16-bit THUMB ISA from ARM Ltd has a significantly higher density than the original 32-bits ARM ISA. In this paper we propose a new memory compression architecture, which employs a lossless data compression algorithm to achieve a further size reduction of around 20% on the THUMB code. We show that in some applications, the decompression can be performed in software on the main system processor without excessive processing time overheads.

KW - size reduction

KW - memory compression architecture

KW - embedded systems

KW - data compression

KW - RISC

KW - memory architecture

KW - data compression algorithm

KW - reduced instruction set computing

UR - http://dx.doi.org/10.1109/ICM.2003.1287715

U2 - 10.1109/ICM.2003.1287715

DO - 10.1109/ICM.2003.1287715

M3 - Paper

SP - 32

EP - 35

ER -