An optimized non-blocking SOA switch architecture for high performance Tb/s network interconnects

E. T. Aw, A. Wonfor, M. Glick, R. V. Penty, I. H. White

Research output: Chapter or section in a book/report/conference proceedingChapter in a published conference proceeding

Abstract

A practical non-blocking 32×32 SOA based switch architecture is presented which minimises the number of required cascaded stages while also requiring relatively few SOAs. This switch is robust and suitable for 8×10Gb/s wavelength striped operation.

Original languageEnglish
Title of host publication2007 Photonics in Switching, PS
Pages15-16
Number of pages2
DOIs
Publication statusPublished - 1 Dec 2007
Event2007 Photonics in Switching, PS - San Francisco, CA, USA United States
Duration: 19 Aug 200722 Aug 2007

Publication series

Name2007 Photonics in Switching, PS

Conference

Conference2007 Photonics in Switching, PS
Country/TerritoryUSA United States
CitySan Francisco, CA
Period19/08/0722/08/07

Keywords

  • Optical networks
  • SOA
  • Switch architecture

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'An optimized non-blocking SOA switch architecture for high performance Tb/s network interconnects'. Together they form a unique fingerprint.

Cite this