An optimized non-blocking SOA switch architecture for high performance Tb/s network interconnects

E. T. Aw; A. Wonfor; M. Glick; R. V. Penty; I. H. White

doi:10.1109/PS.2007.4300721

An optimized non-blocking SOA switch architecture for high performance Tb/s network interconnects

E. T. Aw, A. Wonfor, M. Glick, R. V. Penty, I. H. White

Vice Chancellor's Office

Research output: Chapter or section in a book/report/conference proceeding › Chapter in a published conference proceeding

Abstract

A practical non-blocking 32×32 SOA based switch architecture is presented which minimises the number of required cascaded stages while also requiring relatively few SOAs. This switch is robust and suitable for 8×10Gb/s wavelength striped operation.

Original language	English
Title of host publication	2007 Photonics in Switching, PS
Pages	15-16
Number of pages	2
DOIs	https://doi.org/10.1109/PS.2007.4300721
Publication status	Published - 1 Dec 2007
Event	2007 Photonics in Switching, PS - San Francisco, CA, USA United States Duration: 19 Aug 2007 → 22 Aug 2007

Publication series

Name	2007 Photonics in Switching, PS

Conference

Conference	2007 Photonics in Switching, PS
Country/Territory	USA United States
City	San Francisco, CA
Period	19/08/07 → 22/08/07

Keywords

Optical networks
SOA
Switch architecture

ASJC Scopus subject areas

Computer Networks and Communications
Electrical and Electronic Engineering

Access to Document

10.1109/PS.2007.4300721

Cite this

@inproceedings{6dd404d16fcd40f48f41d02a235ca1e3,

title = "An optimized non-blocking SOA switch architecture for high performance Tb/s network interconnects",

abstract = "A practical non-blocking 32×32 SOA based switch architecture is presented which minimises the number of required cascaded stages while also requiring relatively few SOAs. This switch is robust and suitable for 8×10Gb/s wavelength striped operation.",

keywords = "Optical networks, SOA, Switch architecture",

author = "Aw, {E. T.} and A. Wonfor and M. Glick and Penty, {R. V.} and White, {I. H.}",

year = "2007",

month = dec,

day = "1",

doi = "10.1109/PS.2007.4300721",

language = "English",

isbn = "9781424411221",

series = "2007 Photonics in Switching, PS",

pages = "15--16",

booktitle = "2007 Photonics in Switching, PS",

note = "2007 Photonics in Switching, PS ; Conference date: 19-08-2007 Through 22-08-2007",

}

TY - GEN

T1 - An optimized non-blocking SOA switch architecture for high performance Tb/s network interconnects

AU - Aw, E. T.

AU - Wonfor, A.

AU - Glick, M.

AU - Penty, R. V.

AU - White, I. H.

PY - 2007/12/1

Y1 - 2007/12/1

N2 - A practical non-blocking 32×32 SOA based switch architecture is presented which minimises the number of required cascaded stages while also requiring relatively few SOAs. This switch is robust and suitable for 8×10Gb/s wavelength striped operation.

AB - A practical non-blocking 32×32 SOA based switch architecture is presented which minimises the number of required cascaded stages while also requiring relatively few SOAs. This switch is robust and suitable for 8×10Gb/s wavelength striped operation.

KW - Optical networks

KW - SOA

KW - Switch architecture

UR - http://www.scopus.com/inward/record.url?scp=50249146930&partnerID=8YFLogxK

U2 - 10.1109/PS.2007.4300721

DO - 10.1109/PS.2007.4300721

M3 - Chapter in a published conference proceeding

AN - SCOPUS:50249146930

SN - 9781424411221

T3 - 2007 Photonics in Switching, PS

SP - 15

EP - 16

BT - 2007 Photonics in Switching, PS

T2 - 2007 Photonics in Switching, PS

Y2 - 19 August 2007 through 22 August 2007

ER -

An optimized non-blocking SOA switch architecture for high performance Tb/s network interconnects

Abstract

Publication series

Conference

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this