An improved push-pull driver using 0.13μm CMOS

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

High speed, large voltage swing, low power and robust driver circuit is required for the recent silicon photonics based optical link. Unlike the popular CML approach; this work applies the replica biasing function to cascoded push pull driver. We demonstrate that the proposed approach significantly increases the speed of driver, moderately decreases the power consumption, and strengthen the robustness of driver. Two different design examples are fabricated using IBM-8RF 1P8M 0.13μm CMOS process. At typical process corner, post layout simulation results show that when driving 50 Ohm load at the speed of 10 GB/s, the proposed driver can provide 16dB gain with its output voltage swing at 4.0 Vpp (differential) and the power consumption less than 262mW.

Original languageEnglish
Title of host publicationIEEE International Symposium on Circuits and Systems (ISCAS), 2013
Place of PublicationU. S. A.
PublisherIEEE
Pages1958-1961
Number of pages4
ISBN (Print)9781467357609
DOIs
Publication statusPublished - 9 Sep 2013
Event2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013 - Beijing, China
Duration: 19 May 201323 May 2013

Conference

Conference2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013
CountryChina
CityBeijing
Period19/05/1323/05/13

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'An improved push-pull driver using 0.13μm CMOS'. Together they form a unique fingerprint.

Cite this