An FPGA-based irrational decimator for digital receivers

Amir Beygi, Ali Mohammadi, Adib Abrishamifar

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

An efficient FPGA implementation of an irrational CIC filter for decimation in digital receivers is presented in this paper. The proposed approach employs dual-port RAMs prevailing in almost all recent FPGAs, favorably decreases the number of used slices and increases the operating frequency. The circuit has been implemented on a Xilinx Virtex-II Pro XC2VP50-6 and has been used in some digital demodulators successfully. The decimator can properly apply a wide range of decimation factors from 1 to some hundreds and can work in frequencies up to 150 MHz in the mentioned FPGA.

Original languageEnglish
Title of host publication Proceedings of 9th International Symposium on Signal Processing and its Applications (ISSPA), 2007
DOIs
Publication statusPublished - 2007
Event2007 9th International Symposium on Signal Processing and its Applications, ISSPA 2007 - Sharjah, UAE United Arab Emirates
Duration: 12 Feb 200715 Feb 2007

Conference

Conference2007 9th International Symposium on Signal Processing and its Applications, ISSPA 2007
CountryUAE United Arab Emirates
CitySharjah
Period12/02/0715/02/07

Fingerprint

Field programmable gate arrays (FPGA)
Demodulators
Random access storage
Networks (circuits)

ASJC Scopus subject areas

  • Signal Processing

Cite this

Beygi, A., Mohammadi, A., & Abrishamifar, A. (2007). An FPGA-based irrational decimator for digital receivers. In Proceedings of 9th International Symposium on Signal Processing and its Applications (ISSPA), 2007 [4555382] https://doi.org/10.1109/ISSPA.2007.4555382

An FPGA-based irrational decimator for digital receivers. / Beygi, Amir; Mohammadi, Ali; Abrishamifar, Adib.

Proceedings of 9th International Symposium on Signal Processing and its Applications (ISSPA), 2007. 2007. 4555382.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Beygi, A, Mohammadi, A & Abrishamifar, A 2007, An FPGA-based irrational decimator for digital receivers. in Proceedings of 9th International Symposium on Signal Processing and its Applications (ISSPA), 2007., 4555382, 2007 9th International Symposium on Signal Processing and its Applications, ISSPA 2007, Sharjah, UAE United Arab Emirates, 12/02/07. https://doi.org/10.1109/ISSPA.2007.4555382
Beygi A, Mohammadi A, Abrishamifar A. An FPGA-based irrational decimator for digital receivers. In Proceedings of 9th International Symposium on Signal Processing and its Applications (ISSPA), 2007. 2007. 4555382 https://doi.org/10.1109/ISSPA.2007.4555382
Beygi, Amir ; Mohammadi, Ali ; Abrishamifar, Adib. / An FPGA-based irrational decimator for digital receivers. Proceedings of 9th International Symposium on Signal Processing and its Applications (ISSPA), 2007. 2007.
@inproceedings{7fd16ea160d1403d8c884a84d1e28109,
title = "An FPGA-based irrational decimator for digital receivers",
abstract = "An efficient FPGA implementation of an irrational CIC filter for decimation in digital receivers is presented in this paper. The proposed approach employs dual-port RAMs prevailing in almost all recent FPGAs, favorably decreases the number of used slices and increases the operating frequency. The circuit has been implemented on a Xilinx Virtex-II Pro XC2VP50-6 and has been used in some digital demodulators successfully. The decimator can properly apply a wide range of decimation factors from 1 to some hundreds and can work in frequencies up to 150 MHz in the mentioned FPGA.",
author = "Amir Beygi and Ali Mohammadi and Adib Abrishamifar",
year = "2007",
doi = "10.1109/ISSPA.2007.4555382",
language = "English",
isbn = "9781424407798",
booktitle = "Proceedings of 9th International Symposium on Signal Processing and its Applications (ISSPA), 2007",

}

TY - GEN

T1 - An FPGA-based irrational decimator for digital receivers

AU - Beygi, Amir

AU - Mohammadi, Ali

AU - Abrishamifar, Adib

PY - 2007

Y1 - 2007

N2 - An efficient FPGA implementation of an irrational CIC filter for decimation in digital receivers is presented in this paper. The proposed approach employs dual-port RAMs prevailing in almost all recent FPGAs, favorably decreases the number of used slices and increases the operating frequency. The circuit has been implemented on a Xilinx Virtex-II Pro XC2VP50-6 and has been used in some digital demodulators successfully. The decimator can properly apply a wide range of decimation factors from 1 to some hundreds and can work in frequencies up to 150 MHz in the mentioned FPGA.

AB - An efficient FPGA implementation of an irrational CIC filter for decimation in digital receivers is presented in this paper. The proposed approach employs dual-port RAMs prevailing in almost all recent FPGAs, favorably decreases the number of used slices and increases the operating frequency. The circuit has been implemented on a Xilinx Virtex-II Pro XC2VP50-6 and has been used in some digital demodulators successfully. The decimator can properly apply a wide range of decimation factors from 1 to some hundreds and can work in frequencies up to 150 MHz in the mentioned FPGA.

UR - http://www.scopus.com/inward/record.url?scp=51549121438&partnerID=8YFLogxK

U2 - 10.1109/ISSPA.2007.4555382

DO - 10.1109/ISSPA.2007.4555382

M3 - Conference contribution

SN - 9781424407798

BT - Proceedings of 9th International Symposium on Signal Processing and its Applications (ISSPA), 2007

ER -