Advanced layout techniques for high-speed analogue circuits in 28 nm HKMG CMOS process

Fan Meng, Ke Li, David Thomson, Peter Wilson, Graham T. Reed

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

The effect of optimising the transistor finger width on the performance of high-speed analogue circuits in deep sub-micron processes is investigated, demonstrated in a 28 nm high-K/metal gate CMOS technology process. Silicon proven results demonstrate that the oscillator with a finger width of 440 nm gives the best performance based on the figure of merit (=142) among the benchmark design examples used.
Original languageEnglish
Pages (from-to)486-488
Number of pages3
JournalElectronics Letters
Volume54
Issue number8
Early online date8 Mar 2018
DOIs
Publication statusPublished - 19 Apr 2018

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'Advanced layout techniques for high-speed analogue circuits in 28 nm HKMG CMOS process'. Together they form a unique fingerprint.

  • Cite this