A novel switch-current phase locked loop

Reuben Wilcock, Peter R. Wilson, Bashir Al-Hashimi

Research output: Contribution to conferencePaper

Abstract

This paper investigates the design of phase locked loops (PLLs) using the switched current (SI) technique and proposes a novel 2nd order PLL architecture that does not require an explicit phase detector, unlike conventional PLL circuits. Simulated results based on 0.35?m BSim3v3 CMOS models of two PLL designs (10MHz FSK demodulator, 500MHz frequency synthesizer) are included.
Original languageEnglish
Publication statusPublished - 2005
EventIEEE International Symposium on Circuits and Systems (ISCAS 2005) - Kobe, Japan
Duration: 23 May 200526 May 2005

Conference

ConferenceIEEE International Symposium on Circuits and Systems (ISCAS 2005)
CountryJapan
CityKobe
Period23/05/0526/05/05

Fingerprint Dive into the research topics of 'A novel switch-current phase locked loop'. Together they form a unique fingerprint.

Cite this