Abstract
This paper provides an implementation of a novel signal processing co-processor using a Geometric Algebra technique tailored for fast and complex geometric calculations in multiple dimensions. This is the first hardware implementation of Geometric Algebra to specifically address the issue of scalability to multiple (1 - 8) dimensions. This paper presents a detailed description of the implementation, with a particular focus on the techniques of optimization used to improve performance. Results are presented which demonstrate at least 3x performance improvements compared to previously published work.
| Original language | English |
|---|---|
| Pages (from-to) | 274-291 |
| Number of pages | 17 |
| Journal | Circuits and Systems |
| Volume | 5 |
| Issue number | 11 |
| DOIs | |
| Publication status | Published - 30 Nov 2014 |
Keywords
- Geometric Algebra
- Clifford algebra
- FPGA
- GA Co-processor
Fingerprint
Dive into the research topics of 'A novel signal processing coprocessor for n-dimensional geometric algebra applications'. Together they form a unique fingerprint.Profiles
-
Peter Wilson
- Department of Electronic & Electrical Engineering - Head of Department
- UKRI CDT in Accountable, Responsible and Transparent AI
- Electronics Materials, Circuits & Systems Research Unit (EMaCS)
- Institute for Advanced Automotive Propulsion Systems (IAAPS)
- EPSRC Centre for Doctoral Training in Advanced Automotive Propulsion Systems (AAPS CDT)
Person: Research & Teaching, Core staff